| .. |
|
cpudb
|
support more than 32-bit cpu features vector
|
2011-09-14 20:22:24 +00:00 |
|
3dnow.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
access32.cc
|
bugfix + rename function
|
2011-06-14 19:56:28 +00:00 |
|
access64.cc
|
bugfix + rename function
|
2011-06-14 19:56:28 +00:00 |
|
access.cc
|
implemented AVX instructions support
|
2011-03-19 20:09:34 +00:00 |
|
aes.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
apic.cc
|
change BX_PANIC to BX_ERROR
|
2011-09-18 17:36:54 +00:00 |
|
apic.h
|
Implemented VMX preemption timer VMEXIT control (patch by Jianan Hao)
|
2011-07-03 15:59:48 +00:00 |
|
arith8.cc
|
Merge lazy flags optimization by Darek Mihocka.
|
2011-09-12 19:36:53 +00:00 |
|
arith16.cc
|
Merge lazy flags optimization by Darek Mihocka.
|
2011-09-12 19:36:53 +00:00 |
|
arith32.cc
|
Merge lazy flags optimization by Darek Mihocka.
|
2011-09-12 19:36:53 +00:00 |
|
arith64.cc
|
Merge lazy flags optimization by Darek Mihocka.
|
2011-09-12 19:36:53 +00:00 |
|
avx2.cc
|
- Added support for AVX and AVX2 instructions emulation, to enable configure
|
2011-08-27 13:47:16 +00:00 |
|
avx_pfp.cc
|
small code duplication fix
|
2011-09-19 20:47:59 +00:00 |
|
avx.cc
|
avx2 added broadcast from register
|
2011-08-29 21:00:25 +00:00 |
|
bcd.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
bit16.cc
|
lzcnt/tzcnt bmi instructions implemented
|
2011-08-31 20:43:47 +00:00 |
|
bit32.cc
|
lzcnt/tzcnt bmi instructions implemented
|
2011-08-31 20:43:47 +00:00 |
|
bit64.cc
|
lzcnt/tzcnt bmi instructions implemented
|
2011-08-31 20:43:47 +00:00 |
|
bit.cc
|
MOVBE instruction exists only in memory form
|
2011-08-25 21:20:50 +00:00 |
|
bmi32.cc
|
- Added support for AVX and AVX2 instructions emulation, to enable configure
|
2011-08-27 13:47:16 +00:00 |
|
bmi64.cc
|
- Added support for AVX and AVX2 instructions emulation, to enable configure
|
2011-08-27 13:47:16 +00:00 |
|
call_far.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
cpu.cc
|
re-shuffle macros, no impact in general
|
2011-09-13 17:55:36 +00:00 |
|
cpu.h
|
- Added support for AMD SSE4A emulation, the instructions can be enabled
|
2011-09-18 16:18:22 +00:00 |
|
cpuid.h
|
- Added support for AMD SSE4A emulation, the instructions can be enabled
|
2011-09-18 16:18:22 +00:00 |
|
crc32.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
crregs.cc
|
implemented alternative access to CR8: AMD feature. Lock CR0 -> CR8
|
2011-09-03 15:22:56 +00:00 |
|
crregs.h
|
fixed compilation with x86-64=0
|
2011-09-16 20:12:36 +00:00 |
|
ctrl_xfer16.cc
|
- 10% emulation speedup with handlers chaining optimization implemented. The
|
2011-08-21 14:31:08 +00:00 |
|
ctrl_xfer32.cc
|
- 10% emulation speedup with handlers chaining optimization implemented. The
|
2011-08-21 14:31:08 +00:00 |
|
ctrl_xfer64.cc
|
- 10% emulation speedup with handlers chaining optimization implemented. The
|
2011-08-21 14:31:08 +00:00 |
|
ctrl_xfer_pro.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
data_xfer8.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
data_xfer16.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
data_xfer32.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
data_xfer64.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
debugstuff.cc
|
improve bochs exit dump in long64 mode
|
2011-09-16 20:25:05 +00:00 |
|
descriptor.h
|
- deleted executable properties from source files
|
2011-04-03 10:29:19 +00:00 |
|
exception.cc
|
accessors for DR6 and DR7 fields
|
2011-03-15 20:20:15 +00:00 |
|
fetchdecode64.cc
|
store modrm() for x87 in Ib() byte because x87 have no Ib()
|
2011-09-20 06:02:27 +00:00 |
|
fetchdecode_avx.h
|
implemented alternative access to CR8: AMD feature. Lock CR0 -> CR8
|
2011-09-03 15:22:56 +00:00 |
|
fetchdecode_sse.h
|
- Added support for AMD SSE4A emulation, the instructions can be enabled
|
2011-09-18 16:18:22 +00:00 |
|
fetchdecode_x87.h
|
- deleted executable properties from source files
|
2011-04-03 10:29:19 +00:00 |
|
fetchdecode.cc
|
store modrm() for x87 in Ib() byte because x87 have no Ib()
|
2011-09-20 06:02:27 +00:00 |
|
fetchdecode.h
|
make RDTSC 'end of trace' instruction - guarantee that any pair ot RDTSC/RDTSCP on same CPU do not belong to same trace (and therefore will always update time and etc) - required for Win7 Thin
|
2011-09-06 14:13:39 +00:00 |
|
flag_ctrl_pro.cc
|
Merge lazy flags optimization by Darek Mihocka.
|
2011-09-12 19:36:53 +00:00 |
|
flag_ctrl.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
fpu_emu.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
gather.cc
|
rename avx2_gather.cc -> gather.cc
|
2011-09-16 20:59:57 +00:00 |
|
generic_cpuid.cc
|
generic cpuid: automatically enable lzcnt of bmi is enabled; sse4a support in cpuid
|
2011-09-18 18:17:34 +00:00 |
|
generic_cpuid.h
|
support more than 32-bit cpu features vector
|
2011-09-14 20:22:24 +00:00 |
|
i387.h
|
Adding Id and Rev property to all files
|
2011-02-24 21:54:04 +00:00 |
|
ia_opcodes.h
|
- Added support for AMD SSE4A emulation, the instructions can be enabled
|
2011-09-18 16:18:22 +00:00 |
|
icache.cc
|
- 10% emulation speedup with handlers chaining optimization implemented. The
|
2011-08-21 14:31:08 +00:00 |
|
icache.h
|
set max trace length back to 32
|
2011-08-21 16:44:02 +00:00 |
|
init.cc
|
continue handlers-chaining optimization: update time once per trace and not for every instruction
|
2011-09-06 15:35:39 +00:00 |
|
instr.h
|
store modrm() for x87 in Ib() byte because x87 have no Ib()
|
2011-09-20 06:02:27 +00:00 |
|
io.cc
|
- 10% emulation speedup with handlers chaining optimization implemented. The
|
2011-08-21 14:31:08 +00:00 |
|
iret.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
jmp_far.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
lazy_flags.h
|
Merge lazy flags optimization by Darek Mihocka.
|
2011-09-12 19:36:53 +00:00 |
|
load.cc
|
- Added support for AVX and AVX2 instructions emulation, to enable configure
|
2011-08-27 13:47:16 +00:00 |
|
logical8.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
logical16.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
logical32.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
logical64.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
Makefile.in
|
rename avx2_gather.cc -> gather.cc
|
2011-09-16 20:59:57 +00:00 |
|
mmx.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
msr.cc
|
- Fixed compilation issue with cpu-level=5
|
2011-08-30 22:00:27 +00:00 |
|
mult8.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
mult16.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
mult32.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
mult64.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
paging.cc
|
small optimization
|
2011-08-23 21:25:34 +00:00 |
|
proc_ctrl.cc
|
continue handlers-chaining optimization: update time once per trace and not for every instruction
|
2011-09-06 15:35:39 +00:00 |
|
protect_ctrl.cc
|
small optimization
|
2011-08-23 21:25:34 +00:00 |
|
resolver.cc
|
Adding Id and Rev property to all files
|
2011-02-24 21:54:04 +00:00 |
|
ret_far.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
segment_ctrl_pro.cc
|
Adding Id and Rev property to all files
|
2011-02-24 21:54:04 +00:00 |
|
segment_ctrl.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
shift8.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
shift16.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
shift32.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
shift64.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
simd_int.h
|
fixed for gather VSIB calculation
|
2011-08-28 20:14:53 +00:00 |
|
simd_pfp.h
|
small code duplication fix
|
2011-09-19 20:47:59 +00:00 |
|
smm.cc
|
syscall/sysret are not supported outside long64 mode in Intel CPUs
|
2011-08-30 21:32:40 +00:00 |
|
smm.h
|
support for NX outside of x86-64.
|
2011-08-10 22:04:33 +00:00 |
|
soft_int.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
sse_move.cc
|
- Added support for AVX and AVX2 instructions emulation, to enable configure
|
2011-08-27 13:47:16 +00:00 |
|
sse_pfp.cc
|
small code duplication fix
|
2011-09-19 20:47:59 +00:00 |
|
sse_rcp.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
sse_string.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
sse.cc
|
- Added support for AMD SSE4A emulation, the instructions can be enabled
|
2011-09-18 16:18:22 +00:00 |
|
stack16.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
stack32.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
stack64.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
stack.h
|
- deleted executable properties from source files
|
2011-04-03 10:29:19 +00:00 |
|
string.cc
|
- 10% emulation speedup with handlers chaining optimization implemented. The
|
2011-08-21 14:31:08 +00:00 |
|
tasking.cc
|
small favor to VMX OFF for code that compiled with VMX ON
|
2011-08-09 20:50:51 +00:00 |
|
todo
|
- Added support for AVX and AVX2 instructions emulation, to enable configure
|
2011-08-27 13:47:16 +00:00 |
|
vm8086.cc
|
Adding Id and Rev property to all files
|
2011-02-24 21:54:04 +00:00 |
|
vmcs.cc
|
impemented pause-loop exiting VMX2 control
|
2011-07-22 09:19:35 +00:00 |
|
vmexit.cc
|
small favor to VMX OFF for code that compiled with VMX ON
|
2011-08-09 20:50:51 +00:00 |
|
vmx.cc
|
keep global pages when needed in INVPCID/INVVPID
|
2011-09-16 20:52:38 +00:00 |
|
vmx.h
|
cleanups + small code reorg
|
2011-08-10 20:31:29 +00:00 |
|
xmm.h
|
- Added support for AVX and AVX2 instructions emulation, to enable configure
|
2011-08-27 13:47:16 +00:00 |
|
xsave.cc
|
small optimization
|
2011-08-23 21:25:34 +00:00 |
