| .. |
|
cpudb
|
add some definitions introduced in recent Intel SDM extensions document (rev015)
|
2013-07-23 20:51:52 +00:00 |
|
fpu
|
fixed MSDEV warnings
|
2012-11-27 15:40:45 +00:00 |
|
3dnow.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
access32.cc
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
access64.cc
|
fixed typo in last commit
|
2013-08-04 19:47:19 +00:00 |
|
access.cc
|
VMX: CMPXHG instructions should always write to the memory destination, even if the value unchanged - it affects VMEXIT conditions for the full apic virtualization
|
2013-08-04 19:37:04 +00:00 |
|
aes.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
apic.cc
|
Move INTR, Local APIC INTR and SVN VINTR into new event interface (hardest part)
|
2012-10-03 20:24:29 +00:00 |
|
apic.h
|
preparations for apic regs virtualization feature described in SDM rev044
|
2012-09-06 15:21:08 +00:00 |
|
arith8.cc
|
CMPXHG should always write to memory dest - affects APIC virtualization VMEXIT conditions
|
2013-07-24 21:06:24 +00:00 |
|
arith16.cc
|
CMPXHG should always write to memory dest - affects APIC virtualization VMEXIT conditions
|
2013-07-24 21:06:24 +00:00 |
|
arith32.cc
|
bug fixes
|
2013-08-05 15:33:41 +00:00 |
|
arith64.cc
|
VMX: CMPXHG instructions should always write to the memory destination, even if the value unchanged - it affects VMEXIT conditions for the full apic virtualization
|
2013-08-04 19:37:04 +00:00 |
|
avx2.cc
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
avx_fma.cc
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
avx_pfp.cc
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
avx.cc
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
bcd.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
bit16.cc
|
optimize POPCNT implementation
|
2012-09-21 14:56:56 +00:00 |
|
bit32.cc
|
optimize POPCNT implementation
|
2012-09-21 14:56:56 +00:00 |
|
bit64.cc
|
optimize POPCNT implementation
|
2012-09-21 14:56:56 +00:00 |
|
bit.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
bmi32.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
bmi64.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
call_far.cc
|
stack direct access optimization - 5% emu speedup to all 32-bit guests, for 64-bit guests speedup is less because they have less stack accesses
|
2012-03-25 11:54:32 +00:00 |
|
cpu.cc
|
Allow cross-page trace linking again.
|
2013-06-29 10:16:28 +00:00 |
|
cpu.h
|
VMX: CMPXHG instructions should always write to the memory destination, even if the value unchanged - it affects VMEXIT conditions for the full apic virtualization
|
2013-08-04 19:37:04 +00:00 |
|
cpuid.h
|
implemented SHA new instructions announced in recent Intel SDM extensions document rev015
|
2013-07-24 18:44:22 +00:00 |
|
crc32.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
crregs.cc
|
allow to select CPU level = 5 from .bochsrc even when Bochs is compiled with CPU_LEVEL=6
|
2013-04-17 19:46:11 +00:00 |
|
crregs.h
|
add some definitions introduced in recent Intel SDM extensions document (rev015)
|
2013-07-23 20:51:52 +00:00 |
|
ctrl_xfer16.cc
|
allow linking of traces cross 4K page boundary
|
2013-06-23 21:12:03 +00:00 |
|
ctrl_xfer32.cc
|
allow linking of traces cross 4K page boundary
|
2013-06-23 21:12:03 +00:00 |
|
ctrl_xfer64.cc
|
allow linking of traces cross 4K page boundary
|
2013-06-23 21:12:03 +00:00 |
|
ctrl_xfer_pro.cc
|
- Do not compile support for alignment check (#AC exception) by default
|
2012-03-25 19:07:17 +00:00 |
|
data_xfer8.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
data_xfer16.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
data_xfer32.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
data_xfer64.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
debugstuff.cc
|
fixed SF bug #1318 dbg: several issues with 'set' command
|
2012-11-06 20:01:02 +00:00 |
|
descriptor.h
|
fixed 64-bit segment print from internal debugger
|
2012-06-14 18:56:47 +00:00 |
|
event.cc
|
small bugfix
|
2013-06-21 14:12:46 +00:00 |
|
exception.cc
|
Added year 2013 to Copyright in all files already modified in new year
|
2013-01-19 20:45:03 +00:00 |
|
fetchdecode64.cc
|
clean up BxRepeatable attribute - not needed anymore after VL AVX field moved to new location
|
2013-07-26 15:42:49 +00:00 |
|
fetchdecode_avx.h
|
fixed small avx issues
|
2012-12-11 21:01:05 +00:00 |
|
fetchdecode_sse.h
|
implemented SHA new instructions announced in recent Intel SDM extensions document rev015
|
2013-07-24 18:44:22 +00:00 |
|
fetchdecode_x87.h
|
expand FCMOV function to 8 different functions - each one is much simpler to implement and understand
|
2012-02-01 12:07:53 +00:00 |
|
fetchdecode_xop.h
|
Major commit !
|
2012-02-13 23:29:01 +00:00 |
|
fetchdecode.cc
|
clean up BxRepeatable attribute - not needed anymore after VL AVX field moved to new location
|
2013-07-26 15:42:49 +00:00 |
|
fetchdecode.h
|
fixed decoding of RDRAND/RDSEED with 0x66 prefix
|
2012-12-27 19:31:21 +00:00 |
|
flag_ctrl_pro.cc
|
Move INTR, Local APIC INTR and SVN VINTR into new event interface (hardest part)
|
2012-10-03 20:24:29 +00:00 |
|
flag_ctrl.cc
|
Move INTR, Local APIC INTR and SVN VINTR into new event interface (hardest part)
|
2012-10-03 20:24:29 +00:00 |
|
fpu_emu.cc
|
reword all the CPU code in preparation for future CPU speedup implementation.
|
2011-07-06 20:01:18 +00:00 |
|
gather.cc
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
generic_cpuid.cc
|
implemented SHA new instructions announced in recent Intel SDM extensions document rev015
|
2013-07-24 18:44:22 +00:00 |
|
generic_cpuid.h
|
remove unused leafs from generic_cpuid
|
2012-05-11 06:51:04 +00:00 |
|
i387.h
|
Adding Id and Rev property to all files
|
2011-02-24 21:54:04 +00:00 |
|
ia_opcodes.h
|
implemented SHA new instructions announced in recent Intel SDM extensions document rev015
|
2013-07-24 18:44:22 +00:00 |
|
icache.cc
|
rename i->execute field in the instruction
|
2012-09-04 15:45:05 +00:00 |
|
icache.h
|
Thanks to avanced trace linking 256K entries ICache is not needed anymore.
|
2013-06-29 10:25:56 +00:00 |
|
init.cc
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
instr.h
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
io.cc
|
updated + fixed instrumentation example for instr histogram, code cleanup in the cpu
|
2012-03-28 21:11:19 +00:00 |
|
iret.cc
|
stack direct access optimization - 5% emu speedup to all 32-bit guests, for 64-bit guests speedup is less because they have less stack accesses
|
2012-03-25 11:54:32 +00:00 |
|
jmp_far.cc
|
- Implemented Task Switch intercept in SVM, cleanup in task switch handling code
|
2012-01-11 20:21:29 +00:00 |
|
lazy_flags.h
|
small optimization in lazy flags code
|
2012-09-06 19:49:14 +00:00 |
|
load.cc
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
logical8.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
logical16.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
logical32.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
logical64.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
Makefile.in
|
implemented SHA new instructions announced in recent Intel SDM extensions document rev015
|
2013-07-24 18:44:22 +00:00 |
|
mmx.cc
|
set of small cpu fixes
|
2012-08-09 13:11:25 +00:00 |
|
msr.cc
|
do not recognize MTRR MSRs when mtrr is not enabled
|
2013-04-17 19:59:56 +00:00 |
|
mult8.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
mult16.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
mult32.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
mult64.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
paging.cc
|
Fixed number of invocations of the BX_INSTR_LIN_ACCESS instrumentation callback in cpu/access32.cc, cpu/access64.cc and cpu/paging.cc specify the BX_READ memory access type where BX_RW really applies.
|
2013-07-24 18:54:18 +00:00 |
|
proc_ctrl.cc
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
protect_ctrl.cc
|
SVM: implemented missed RSM, LDTR READ/WRITE, TR READ/WRITE and IRET intercepts
|
2013-02-25 19:36:41 +00:00 |
|
rdrand.cc
|
Add RDRAND/RDSEED instructions support (+ disasm)
|
2012-10-09 15:16:48 +00:00 |
|
resolver.cc
|
Adding Id and Rev property to all files
|
2011-02-24 21:54:04 +00:00 |
|
ret_far.cc
|
stack direct access optimization - 5% emu speedup to all 32-bit guests, for 64-bit guests speedup is less because they have less stack accesses
|
2012-03-25 11:54:32 +00:00 |
|
segment_ctrl_pro.cc
|
- Do not compile support for alignment check (#AC exception) by default
|
2012-03-25 19:07:17 +00:00 |
|
segment_ctrl.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
sha.cc
|
properly added sha.cc to the tree
|
2013-07-24 18:56:37 +00:00 |
|
shift8.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
shift16.cc
|
fixed comments for SHLD/SHRD instructrions and make code a little more clear
|
2012-09-09 17:44:42 +00:00 |
|
shift32.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
shift64.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
simd_compare.h
|
Major commit !
|
2012-02-13 23:29:01 +00:00 |
|
simd_int.h
|
fixed MSDEV warnings
|
2012-11-27 15:40:45 +00:00 |
|
simd_pfp.h
|
added FMA4 AMD instructions support, fixed mem access length for Intel scalar FMA instructions
|
2011-10-07 14:09:35 +00:00 |
|
smm.cc
|
implementation of virtual NMI
|
2013-03-05 21:12:43 +00:00 |
|
smm.h
|
Fixed SF bug [3548109] VMX State Not Restored After Entering SMM on 32-bit Systems
|
2012-07-27 08:13:39 +00:00 |
|
soft_int.cc
|
fixed debug print message for BOUND instruction
|
2013-07-22 18:52:15 +00:00 |
|
sse_move.cc
|
implemented fcs/fds deprecation. added haswell to cpudb.h as well
|
2013-06-20 20:12:53 +00:00 |
|
sse_pfp.cc
|
move misaligned_sse from compile time to .bochsrc option
|
2012-12-20 19:43:11 +00:00 |
|
sse_rcp.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
sse_string.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
sse.cc
|
split PINSRB instruction to /r and /m form
|
2012-08-07 14:38:43 +00:00 |
|
stack16.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
stack32.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
stack64.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
stack.cc
|
properly added sha.cc to the tree
|
2013-07-24 18:56:37 +00:00 |
|
stack.h
|
stack direct access optimization - 5% emu speedup to all 32-bit guests, for 64-bit guests speedup is less because they have less stack accesses
|
2012-03-25 11:54:32 +00:00 |
|
string.cc
|
updated + fixed instrumentation example for instr histogram, code cleanup in the cpu
|
2012-03-28 21:11:19 +00:00 |
|
svm.cc
|
implementation of virtual NMI
|
2013-03-05 21:12:43 +00:00 |
|
svm.h
|
updates in CPUID defines after new published AMD SDM
|
2013-05-17 19:41:57 +00:00 |
|
tasking.cc
|
hw task switch tempdr6 hanlding fix
|
2013-03-15 08:26:22 +00:00 |
|
tbm32.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
tbm64.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
todo
|
updates in CPUID defines after new published AMD SDM
|
2013-05-17 19:41:57 +00:00 |
|
vapic.cc
|
fixed compilation issue
|
2012-11-05 06:41:10 +00:00 |
|
vm8086.cc
|
- Do not compile support for alignment check (#AC exception) by default
|
2012-03-25 19:07:17 +00:00 |
|
vmcs.cc
|
rename some VMX controls to match intel docs. added missed VMX consistency check
|
2013-02-24 20:22:22 +00:00 |
|
vmexit.cc
|
correctly signal bit 12 (nmi unblocking by iret) in vmx interruption info. todo: find how to implement it clean way
|
2013-03-06 21:11:23 +00:00 |
|
vmfunc.cc
|
implemented virtualization exception feature
|
2013-01-28 16:30:25 +00:00 |
|
vmx.cc
|
bugfix: vmx preemption timer vmexit should not wakeup CPU from sleep state. cpuid: added definitions from recently published intel SDM rev047
|
2013-06-04 20:28:27 +00:00 |
|
vmx.h
|
implemented vmentering to non-active cpu state
|
2013-04-09 15:43:15 +00:00 |
|
xmm.h
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
xop.cc
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
|
xsave.cc
|
first infrastructure changes to support EVEX prefix and AVX-512 extensions recently published by Intel
|
2013-07-26 12:50:56 +00:00 |
