| .. |
|
avx
|
implemented recently announced AVX-512 extension VPOPCNT
|
2016-12-17 13:47:45 +00:00 |
|
cpudb
|
adjustments in AMD Ryzen CPUID
|
2017-03-15 22:14:10 +00:00 |
|
decoder
|
implemented xsaves/xrstors extensions (supported by Intel Skylake core and AMD Ryzen)
|
2017-03-15 21:44:15 +00:00 |
|
fpu
|
Added Android host platform support to Bochs based on SF patch #534.
|
2016-08-12 17:06:14 +00:00 |
|
3dnow.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
access2.cc
|
experimental implementation of protection keys paging extension published in SDM rev054. to enable configure with --enable-protection-keys
|
2016-03-02 20:44:42 +00:00 |
|
access.cc
|
experimental implementation of protection keys paging extension published in SDM rev054. to enable configure with --enable-protection-keys
|
2016-03-02 20:44:42 +00:00 |
|
access.h
|
fixed more compilation problems and code cleanup
|
2015-01-26 20:01:25 +00:00 |
|
aes.cc
|
Implemented VCMPPS/PD/SS/SD AVX512 instructions
|
2013-12-03 15:44:23 +00:00 |
|
apic.cc
|
change BX_INFO message to BX_DEBUG because it floods log
|
2015-05-19 20:21:17 +00:00 |
|
apic.h
|
#define to enum or inline function convertion
|
2015-10-09 19:33:36 +00:00 |
|
arith8.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
arith16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
arith32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
arith64.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
bcd.cc
|
|
|
|
bit16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
bit32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
bit64.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
bit.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
bmi32.cc
|
added missing includes
|
2014-03-02 19:18:05 +00:00 |
|
bmi64.cc
|
added missing includes
|
2014-03-02 19:18:05 +00:00 |
|
call_far.cc
|
stop flooding log by messages which not necesary indicate guest code error
|
2015-09-28 18:45:26 +00:00 |
|
cpu.cc
|
remove unused param from serveIcacheMiss
|
2016-02-22 19:57:24 +00:00 |
|
cpu.h
|
implemented xsaves/xrstors extensions (supported by Intel Skylake core and AMD Ryzen)
|
2017-03-15 21:44:15 +00:00 |
|
cpuid.cc
|
adjustments in AMD Ryzen CPUID
|
2017-03-15 22:14:10 +00:00 |
|
cpuid.h
|
implemented xsaves/xrstors extensions (supported by Intel Skylake core and AMD Ryzen)
|
2017-03-15 21:44:15 +00:00 |
|
cpustats.h
|
added few tlb specific cpustat counters
|
2015-09-28 19:09:32 +00:00 |
|
crc32.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
crregs.cc
|
fixe compilation on cpu model missing cr4
|
2016-05-02 17:33:06 +00:00 |
|
crregs.h
|
implemented Intel architecture extensions published in recently published SDM 058:
|
2016-04-15 11:35:32 +00:00 |
|
ctrl_xfer16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
ctrl_xfer32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
ctrl_xfer64.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
ctrl_xfer_pro.cc
|
Major rewrite of memory access methods to avoid massive code duplication and enable inlining of memory access methods
|
2015-01-25 20:55:10 +00:00 |
|
data_xfer8.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
data_xfer16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
data_xfer32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
data_xfer64.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
debugstuff.cc
|
fixed compilation error with vs2008
|
2013-10-25 05:36:10 +00:00 |
|
descriptor.h
|
Major rewrite of memory access methods to avoid massive code duplication and enable inlining of memory access methods
|
2015-01-25 20:55:10 +00:00 |
|
event.cc
|
update (c) for few files
|
2013-09-05 18:40:14 +00:00 |
|
exception.cc
|
fixed exception error code for debugger and instrumentation
|
2014-12-18 19:45:03 +00:00 |
|
flag_ctrl_pro.cc
|
bugfix for VMX_VM_EXEC_CTRL1_EXTERNAL_INTERRUPT_VMEXIT control handling
|
2014-07-08 19:15:54 +00:00 |
|
flag_ctrl.cc
|
Move INTR, Local APIC INTR and SVN VINTR into new event interface (hardest part)
|
2012-10-03 20:24:29 +00:00 |
|
fpu_emu.cc
|
|
|
|
generic_cpuid.cc
|
experimental implementation of protection keys paging extension published in SDM rev054. to enable configure with --enable-protection-keys
|
2016-03-02 20:44:42 +00:00 |
|
generic_cpuid.h
|
experimental implementation of protection keys paging extension published in SDM rev054. to enable configure with --enable-protection-keys
|
2016-03-02 20:44:42 +00:00 |
|
i387.h
|
step 1 of rewrite Bochs decoder: legacy decoder tables done. TODO: avx/evex decoder tables, merge decoder and disasm together
|
2017-01-10 20:15:17 +00:00 |
|
icache.cc
|
extracted fetchdecode into separated folder under cpu and also out of BX_CPU_C class into stand-alone module. Next step: wrap it up nicely and define clear interace to CPU model to minimize dependencies. Ideally I need fetchdecode to not include CPU at all
|
2016-06-12 21:23:48 +00:00 |
|
icache.h
|
avoid calling prefetch() each time when linking traces cross page
|
2015-10-09 05:33:44 +00:00 |
|
init.cc
|
implemented xsaves/xrstors extensions (supported by Intel Skylake core and AMD Ryzen)
|
2017-03-15 21:44:15 +00:00 |
|
io.cc
|
use segment rok4g and wok4g in the fast string optimizations for correctness
|
2015-09-28 18:37:35 +00:00 |
|
iret.cc
|
|
|
|
jmp_far.cc
|
|
|
|
lazy_flags.h
|
small optimization in lazy flags code
|
2012-09-06 19:49:14 +00:00 |
|
load.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
logical8.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
logical16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
logical32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
logical64.cc
|
x86-64: Fixed bug in OR_EqGqM handler used with FS or GS segment
|
2015-07-26 19:20:21 +00:00 |
|
Makefile.in
|
Fixed cpu "make clean" target.
|
2017-01-13 16:13:42 +00:00 |
|
mmx.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
msr.cc
|
implemented xsaves/xrstors extensions (supported by Intel Skylake core and AMD Ryzen)
|
2017-03-15 21:44:15 +00:00 |
|
mult8.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
mult16.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
mult32.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
mult64.cc
|
Standartization of Bochs instruction handlers.
|
2012-08-05 13:52:40 +00:00 |
|
paging.cc
|
added missing EPT misconfig condition check
|
2016-12-10 05:06:59 +00:00 |
|
proc_ctrl.cc
|
step 1 of rewrite Bochs decoder: legacy decoder tables done. TODO: avx/evex decoder tables, merge decoder and disasm together
|
2017-01-10 20:15:17 +00:00 |
|
protect_ctrl.cc
|
fixed compilation with cpu-level < 5
|
2016-04-21 15:39:49 +00:00 |
|
rdrand.cc
|
some lazy flags handling optimizations
|
2014-10-22 17:49:12 +00:00 |
|
ret_far.cc
|
|
|
|
scalar_arith.h
|
update popcnt functions to faster versions
|
2016-02-21 18:39:10 +00:00 |
|
segment_ctrl_pro.cc
|
Major rewrite of memory access methods to avoid massive code duplication and enable inlining of memory access methods
|
2015-01-25 20:55:10 +00:00 |
|
segment_ctrl.cc
|
more correct fix for load segment register instruction
|
2016-07-05 19:37:37 +00:00 |
|
sha.cc
|
properly added sha.cc to the tree
|
2013-07-24 18:56:37 +00:00 |
|
shift8.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
shift16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
shift32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
shift64.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
simd_compare.h
|
Implement AVX512BW and AVX512DQ extensions published in recently published Intel Archtecture Extensions manual rev20.
|
2014-07-18 11:14:25 +00:00 |
|
simd_int.h
|
Implemented VDBPSADBW AVX512BW instruction
|
2014-08-05 20:18:42 +00:00 |
|
simd_pfp.h
|
Added shape of implementation for last missing VSCALEF* AVX-512 instructons.
|
2014-03-09 21:42:11 +00:00 |
|
smm.cc
|
fixed smm restore of segment register's selector
|
2015-09-30 18:55:21 +00:00 |
|
smm.h
|
|
|
|
soft_int.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
sse_move.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
sse_pfp.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
sse_rcp.cc
|
Added shape of implementation for last missing VSCALEF* AVX-512 instructons.
|
2014-03-09 21:42:11 +00:00 |
|
sse_string.cc
|
Implement AVX512BW and AVX512DQ extensions published in recently published Intel Archtecture Extensions manual rev20.
|
2014-07-18 11:14:25 +00:00 |
|
sse.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
stack16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
stack32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
stack64.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
|
stack.cc
|
experimental implementation of protection keys paging extension published in SDM rev054. to enable configure with --enable-protection-keys
|
2016-03-02 20:44:42 +00:00 |
|
stack.h
|
|
|
|
string.cc
|
use segment rok4g and wok4g in the fast string optimizations for correctness
|
2015-09-28 18:37:35 +00:00 |
|
svm.cc
|
clean wrongly committed line
|
2015-09-30 18:45:01 +00:00 |
|
svm.h
|
#define to enum or inline function convertion
|
2015-10-09 19:33:36 +00:00 |
|
tasking.cc
|
more cases applicable for BX_TLB_ENTRY_OF
|
2015-09-22 20:10:22 +00:00 |
|
tlb.h
|
look only on valid tlb entries in check_addr_in_tlb_buffers and tlb invalidation methods
|
2016-05-06 06:57:00 +00:00 |
|
todo
|
update TODO
|
2015-06-29 19:57:04 +00:00 |
|
vapic.cc
|
small optimization and elimination of several defines from cpu.h - replace by inline functions and const variables
|
2015-07-13 20:24:14 +00:00 |
|
vm8086.cc
|
|
|
|
vmcs.cc
|
implemented xsaves/xrstors extensions (supported by Intel Skylake core and AMD Ryzen)
|
2017-03-15 21:44:15 +00:00 |
|
vmexit.cc
|
fix vmexit qualification for some instructions after previous code reorg and inlining of resolve_modrm methods
|
2015-05-16 21:25:43 +00:00 |
|
vmfunc.cc
|
implemented virtualization exception feature
|
2013-01-28 16:30:25 +00:00 |
|
vmx.cc
|
implemented xsaves/xrstors extensions (supported by Intel Skylake core and AMD Ryzen)
|
2017-03-15 21:44:15 +00:00 |
|
vmx.h
|
implemented xsaves/xrstors extensions (supported by Intel Skylake core and AMD Ryzen)
|
2017-03-15 21:44:15 +00:00 |
|
xmm.h
|
add proper alignment of XMM/YMM/ZMM registers within CPU class
|
2014-06-25 19:12:14 +00:00 |
|
xsave.cc
|
implemented xsaves/xrstors extensions (supported by Intel Skylake core and AMD Ryzen)
|
2017-03-15 21:44:15 +00:00 |
