Stanislav Shwartsman
|
9d4c24b6a3
|
Split instruction 32/64
|
2009-04-06 18:44:28 +00:00 |
|
Stanislav Shwartsman
|
e5be60be64
|
Fixed lazy flags bug I added in one of my prev merges
ICACHE code reorganization
|
2009-03-22 21:12:35 +00:00 |
|
Stanislav Shwartsman
|
f8185a6bc6
|
Added Intel VMX emulation to Bochs CPU
|
2009-01-31 10:43:24 +00:00 |
|
Stanislav Shwartsman
|
0325c120b2
|
Separate PAUSE instruction from regular NOP
|
2009-01-27 20:29:05 +00:00 |
|
Stanislav Shwartsman
|
62005d4fd9
|
Minimize diff with VMX support branch
|
2009-01-23 09:26:24 +00:00 |
|
Stanislav Shwartsman
|
9929e6ed78
|
- updated FSF address
|
2009-01-16 18:18:59 +00:00 |
|
Stanislav Shwartsman
|
bc381e51da
|
very small cleanups
|
2008-09-19 19:18:57 +00:00 |
|
Stanislav Shwartsman
|
c1306f7d75
|
small non-significant speedups
|
2008-09-06 21:10:40 +00:00 |
|
Stanislav Shwartsman
|
b96f78dc0a
|
Some kind of big change in fetchdecode tables invented in order to compress the tables for better host data cache utilization
|
2008-08-29 19:23:03 +00:00 |
|
Stanislav Shwartsman
|
a5a01c4b42
|
optimize LEAVE operation
|
2008-08-27 21:57:40 +00:00 |
|
Stanislav Shwartsman
|
70c7c5ceca
|
Use LOAD_Eb approach to remove duplicated GbEb methods
|
2008-08-11 20:34:05 +00:00 |
|
Stanislav Shwartsman
|
a8adb36dc2
|
Implemented MOVBE Intel Atom(R) instruction
|
2008-08-11 18:53:24 +00:00 |
|
Stanislav Shwartsman
|
b61017e5b6
|
Split more opcodes using new LOAD technique
|
2008-08-10 21:16:12 +00:00 |
|
Stanislav Shwartsman
|
1da5943f1a
|
More use of LOAD_Ex method
|
2008-08-10 19:34:28 +00:00 |
|
Stanislav Shwartsman
|
0d90ab0478
|
Completely new way to handle LD+OP cases - allows to significantly reduce number of BX_CPU_C methods
|
2008-08-09 21:05:07 +00:00 |
|
Stanislav Shwartsman
|
3f5efb6475
|
Remove more duplicated methods
|
2008-07-13 10:06:07 +00:00 |
|
Stanislav Shwartsman
|
0127415ba6
|
Clear some duplicated arithmetic opcodes - difference only in operands order
|
2008-07-13 09:59:59 +00:00 |
|
Stanislav Shwartsman
|
678ac970aa
|
Reorganize ctrl_xfer8.cc code, allows to inline branch32 method
|
2008-06-22 03:45:55 +00:00 |
|
Stanislav Shwartsman
|
46e9d09cbc
|
Typo again :)
|
2008-06-04 16:31:03 +00:00 |
|
Stanislav Shwartsman
|
4c93fd4a21
|
Fixed typos (patch from @SF)
|
2008-06-04 16:27:42 +00:00 |
|
Stanislav Shwartsman
|
7494b8823b
|
- Support of AES CPU extensions, to enable configure with
--enable-aes option
|
2008-05-30 20:35:08 +00:00 |
|
Stanislav Shwartsman
|
ed4be45a8b
|
Split shift/rotate opcodes in 32-bit mode and 64-bit mode
|
2008-05-02 22:47:07 +00:00 |
|
Stanislav Shwartsman
|
06c6ac0060
|
- Fixed effective address wrap in 64-bit mode with 32-bit address size
- Fixed SMSW instruction in 32-bit and 64-bit modes
|
2008-04-28 18:18:08 +00:00 |
|
Stanislav Shwartsman
|
76a8812876
|
correct some opcode aliases
|
2008-04-12 10:08:43 +00:00 |
|
Stanislav Shwartsman
|
1bdddc1f78
|
Split SHRD/SHLD instructions
|
2008-04-05 19:08:01 +00:00 |
|
Stanislav Shwartsman
|
5826e2843a
|
Inline pop/push functions
Store only single byte of opcode in b1() - speedup shift instructions
Code cleanups
|
2008-04-05 17:51:55 +00:00 |
|
Stanislav Shwartsman
|
2aaafa76a2
|
Reorganize fetchdecode tables with another level of redirection - a leap toward future improvements
Currently no speedup and no slowdown - about the same results on my Bochs benchmarking
A lot of code reorganization in fetchdecode
|
2008-04-04 22:39:45 +00:00 |
|