2001-10-03 17:10:38 +04:00
|
|
|
/////////////////////////////////////////////////////////////////////////
|
Merged patch-unallowed-lock-cases patch.
According to the Intel manuals:
The LOCK prefix can be prepended only to the following instructions
and only to those forms of the instructions where the destination
operand is a memory operand: ADD, ADC, AND, BTC, BTR, BTS, CMPXCHG,
CMPXCH8B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, and XCHG. If
the LOCK prefix is used with one of these instructions and the source
operand is a memory operand, an undefined opcode exception (#UD) will
be generated. An undefined opcode exception will also be generated if
the LOCK prefix is used with any instruction not in the above list.
Checking of the LOCK prefix done in fetchDecode state and not overloads
Bochs's execution.
2003-04-05 16:16:53 +04:00
|
|
|
// $Id: arith32.cc,v 1.31 2003-04-05 12:16:48 sshwarts Exp $
|
2001-10-03 17:10:38 +04:00
|
|
|
/////////////////////////////////////////////////////////////////////////
|
|
|
|
//
|
2001-04-10 06:20:02 +04:00
|
|
|
// Copyright (C) 2001 MandrakeSoft S.A.
|
2001-04-10 05:04:59 +04:00
|
|
|
//
|
|
|
|
// MandrakeSoft S.A.
|
|
|
|
// 43, rue d'Aboukir
|
|
|
|
// 75002 Paris - France
|
|
|
|
// http://www.linux-mandrake.com/
|
|
|
|
// http://www.mandrakesoft.com/
|
|
|
|
//
|
|
|
|
// This library is free software; you can redistribute it and/or
|
|
|
|
// modify it under the terms of the GNU Lesser General Public
|
|
|
|
// License as published by the Free Software Foundation; either
|
|
|
|
// version 2 of the License, or (at your option) any later version.
|
|
|
|
//
|
|
|
|
// This library is distributed in the hope that it will be useful,
|
|
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
// Lesser General Public License for more details.
|
|
|
|
//
|
|
|
|
// You should have received a copy of the GNU Lesser General Public
|
|
|
|
// License along with this library; if not, write to the Free Software
|
|
|
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2001-05-24 22:46:34 +04:00
|
|
|
#define NEED_CPU_REG_SHORTCUTS 1
|
2001-04-10 05:04:59 +04:00
|
|
|
#include "bochs.h"
|
merge in BRANCH-io-cleanup.
To see the commit logs for this use either cvsweb or
cvs update -r BRANCH-io-cleanup and then 'cvs log' the various files.
In general this provides a generic interface for logging.
logfunctions:: is a class that is inherited by some classes, and also
. allocated as a standalone global called 'genlog'. All logging uses
. one of the ::info(), ::error(), ::ldebug(), ::panic() methods of this
. class through 'BX_INFO(), BX_ERROR(), BX_DEBUG(), BX_PANIC()' macros
. respectively.
.
. An example usage:
. BX_INFO(("Hello, World!\n"));
iofunctions:: is a class that is allocated once by default, and assigned
as the iofunction of each logfunctions instance. It is this class that
maintains the file descriptor and other output related code, at this
point using vfprintf(). At some future point, someone may choose to
write a gui 'console' for bochs to which messages would be redirected
simply by assigning a different iofunction class to the various logfunctions
objects.
More cleanup is coming, but this works for now. If you want to see alot
of debugging output, in main.cc, change onoff[LOGLEV_DEBUG]=0 to =1.
Comments, bugs, flames, to me: todd@fries.net
2001-05-15 18:49:57 +04:00
|
|
|
#define LOG_THIS BX_CPU_THIS_PTR
|
2001-04-10 05:04:59 +04:00
|
|
|
|
|
|
|
|
2002-09-15 05:36:13 +04:00
|
|
|
#if BX_SUPPORT_X86_64==0
|
|
|
|
// Make life easier for merging cpu64 and cpu code.
|
|
|
|
#define RAX EAX
|
|
|
|
#define RDX EDX
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
2001-04-10 05:04:59 +04:00
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::INC_ERX(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-23 21:59:18 +04:00
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-22 05:52:21 +04:00
|
|
|
Bit32u flags32;
|
2002-10-08 02:51:58 +04:00
|
|
|
|
|
|
|
asmInc32(BX_CPU_THIS_PTR gen_reg[i->opcodeReg()].dword.erx, flags32);
|
|
|
|
setEFlagsOSZAP(flags32);
|
2002-09-22 05:52:21 +04:00
|
|
|
#else
|
2001-04-10 05:04:59 +04:00
|
|
|
Bit32u erx;
|
|
|
|
|
2002-09-21 03:17:51 +04:00
|
|
|
erx = ++ BX_CPU_THIS_PTR gen_reg[i->opcodeReg()].dword.erx;
|
2002-09-22 05:52:21 +04:00
|
|
|
#endif
|
|
|
|
|
2002-09-15 05:36:13 +04:00
|
|
|
#if BX_SUPPORT_X86_64
|
2002-09-21 03:17:51 +04:00
|
|
|
BX_CPU_THIS_PTR gen_reg[i->opcodeReg()].dword.hrx = 0;
|
2002-09-15 05:36:13 +04:00
|
|
|
#endif
|
2002-09-18 02:50:53 +04:00
|
|
|
|
2002-09-23 21:59:18 +04:00
|
|
|
#if !(defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2001-04-10 05:04:59 +04:00
|
|
|
SET_FLAGS_OSZAP_32(0, 0, erx, BX_INSTR_INC32);
|
2002-09-22 05:52:21 +04:00
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::DEC_ERX(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-23 21:59:18 +04:00
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-22 05:52:21 +04:00
|
|
|
Bit32u flags32;
|
2002-10-08 02:51:58 +04:00
|
|
|
|
|
|
|
asmDec32(BX_CPU_THIS_PTR gen_reg[i->opcodeReg()].dword.erx, flags32);
|
|
|
|
setEFlagsOSZAP(flags32);
|
2002-09-22 05:52:21 +04:00
|
|
|
#else
|
2001-04-10 05:04:59 +04:00
|
|
|
Bit32u erx;
|
|
|
|
|
2002-09-21 03:17:51 +04:00
|
|
|
erx = -- BX_CPU_THIS_PTR gen_reg[i->opcodeReg()].dword.erx;
|
2002-09-22 05:52:21 +04:00
|
|
|
#endif
|
|
|
|
|
2002-09-15 05:36:13 +04:00
|
|
|
#if BX_SUPPORT_X86_64
|
2002-09-21 03:17:51 +04:00
|
|
|
BX_CPU_THIS_PTR gen_reg[i->opcodeReg()].dword.hrx = 0;
|
2002-09-15 05:36:13 +04:00
|
|
|
#endif
|
2002-09-18 02:50:53 +04:00
|
|
|
|
2002-09-23 21:59:18 +04:00
|
|
|
#if !(defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2001-04-10 05:04:59 +04:00
|
|
|
SET_FLAGS_OSZAP_32(0, 0, erx, BX_INSTR_DEC32);
|
2002-09-22 05:52:21 +04:00
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::ADD_EdGd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op2_32, op1_32, sum_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op2_32 = BX_READ_32BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2001-04-10 05:04:59 +04:00
|
|
|
sum_32 = op1_32 + op2_32;
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), sum_32);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
sum_32 = op1_32 + op2_32;
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(sum_32);
|
2002-09-30 06:02:06 +04:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, sum_32, BX_INSTR_ADD32);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-29 23:21:38 +04:00
|
|
|
BX_CPU_C::ADD_GdEEd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-29 23:21:38 +04:00
|
|
|
Bit32u op1_32, op2_32, sum_32;
|
2002-10-08 02:51:58 +04:00
|
|
|
unsigned nnn = i->nnn();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-10-08 02:51:58 +04:00
|
|
|
op1_32 = BX_READ_32BIT_REG(nnn);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-29 23:21:38 +04:00
|
|
|
read_virtual_dword(i->seg(), RMAddr(i), &op2_32);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 21:59:18 +04:00
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-29 23:21:38 +04:00
|
|
|
Bit32u flags32;
|
2002-10-08 02:51:58 +04:00
|
|
|
|
|
|
|
asmAdd32(sum_32, op1_32, op2_32, flags32);
|
|
|
|
setEFlagsOSZAPC(flags32);
|
2002-09-22 05:52:21 +04:00
|
|
|
#else
|
2002-09-29 23:21:38 +04:00
|
|
|
sum_32 = op1_32 + op2_32;
|
2002-09-22 05:52:21 +04:00
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-10-08 02:51:58 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(nnn, sum_32);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 21:59:18 +04:00
|
|
|
#if !(defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-29 23:21:38 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, sum_32, BX_INSTR_ADD32);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
BX_CPU_C::ADD_GdEGd(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
Bit32u op1_32, op2_32, sum_32;
|
2002-10-08 02:51:58 +04:00
|
|
|
unsigned nnn = i->nnn();
|
2002-09-29 23:21:38 +04:00
|
|
|
|
2002-10-08 02:51:58 +04:00
|
|
|
op1_32 = BX_READ_32BIT_REG(nnn);
|
2002-09-29 23:21:38 +04:00
|
|
|
op2_32 = BX_READ_32BIT_REG(i->rm());
|
|
|
|
|
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
|
|
|
Bit32u flags32;
|
2002-10-08 02:51:58 +04:00
|
|
|
|
|
|
|
asmAdd32(sum_32, op1_32, op2_32, flags32);
|
|
|
|
setEFlagsOSZAPC(flags32);
|
2002-09-29 23:21:38 +04:00
|
|
|
#else
|
|
|
|
sum_32 = op1_32 + op2_32;
|
|
|
|
#endif
|
|
|
|
|
2002-10-08 02:51:58 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(nnn, sum_32);
|
2002-09-29 23:21:38 +04:00
|
|
|
|
|
|
|
#if !(defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, sum_32, BX_INSTR_ADD32);
|
2002-09-22 05:52:21 +04:00
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::ADD_EAXId(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op1_32, op2_32, sum_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op1_32 = EAX;
|
|
|
|
op2_32 = i->Id();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
sum_32 = op1_32 + op2_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
RAX = sum_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, sum_32, BX_INSTR_ADD32);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::ADC_EdGd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-10-25 15:44:41 +04:00
|
|
|
bx_bool temp_CF;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-24 22:33:38 +04:00
|
|
|
temp_CF = getB_CF();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op2_32, op1_32, sum_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op2_32 = BX_READ_32BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2001-04-10 05:04:59 +04:00
|
|
|
sum_32 = op1_32 + op2_32 + temp_CF;
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), sum_32);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
sum_32 = op1_32 + op2_32 + temp_CF;
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(sum_32);
|
2002-09-30 06:02:06 +04:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32_CF(op1_32, op2_32, sum_32, BX_INSTR_ADC32,
|
|
|
|
temp_CF);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::ADC_GdEd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-10-25 15:44:41 +04:00
|
|
|
bx_bool temp_CF;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-24 22:33:38 +04:00
|
|
|
temp_CF = getB_CF();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op1_32, op2_32, sum_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op1_32 = BX_READ_32BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op2_32 = BX_READ_32BIT_REG(i->rm());
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_virtual_dword(i->seg(), RMAddr(i), &op2_32);
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
sum_32 = op1_32 + op2_32 + temp_CF;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->nnn(), sum_32);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32_CF(op1_32, op2_32, sum_32, BX_INSTR_ADC32,
|
|
|
|
temp_CF);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::ADC_EAXId(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-10-25 15:44:41 +04:00
|
|
|
bx_bool temp_CF;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-24 22:33:38 +04:00
|
|
|
temp_CF = getB_CF();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op1_32, op2_32, sum_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op1_32 = EAX;
|
|
|
|
op2_32 = i->Id();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
sum_32 = op1_32 + op2_32 + temp_CF;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
RAX = sum_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32_CF(op1_32, op2_32, sum_32, BX_INSTR_ADC32,
|
|
|
|
temp_CF);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::SBB_EdGd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-10-25 15:44:41 +04:00
|
|
|
bx_bool temp_CF;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-24 22:33:38 +04:00
|
|
|
temp_CF = getB_CF();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op2_32, op1_32, diff_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op2_32 = BX_READ_32BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2001-04-10 05:04:59 +04:00
|
|
|
diff_32 = op1_32 - (op2_32 + temp_CF);
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), diff_32);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
diff_32 = op1_32 - (op2_32 + temp_CF);
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(diff_32);
|
2002-09-30 06:02:06 +04:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32_CF(op1_32, op2_32, diff_32, BX_INSTR_SBB32,
|
|
|
|
temp_CF);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::SBB_GdEd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-10-25 15:44:41 +04:00
|
|
|
bx_bool temp_CF;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-24 22:33:38 +04:00
|
|
|
temp_CF = getB_CF();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op1_32, op2_32, diff_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op1_32 = BX_READ_32BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op2_32 = BX_READ_32BIT_REG(i->rm());
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_virtual_dword(i->seg(), RMAddr(i), &op2_32);
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
diff_32 = op1_32 - (op2_32 + temp_CF);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->nnn(), diff_32);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32_CF(op1_32, op2_32, diff_32, BX_INSTR_SBB32,
|
|
|
|
temp_CF);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::SBB_EAXId(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-10-25 15:44:41 +04:00
|
|
|
bx_bool temp_CF;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-24 22:33:38 +04:00
|
|
|
temp_CF = getB_CF();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op1_32, op2_32, diff_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op1_32 = EAX;
|
|
|
|
op2_32 = i->Id();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
diff_32 = op1_32 - (op2_32 + temp_CF);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
RAX = diff_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32_CF(op1_32, op2_32, diff_32, BX_INSTR_SBB32,
|
|
|
|
temp_CF);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::SBB_EdId(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-10-25 15:44:41 +04:00
|
|
|
bx_bool temp_CF;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-24 22:33:38 +04:00
|
|
|
temp_CF = getB_CF();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op2_32, op1_32, diff_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op2_32 = i->Id();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2001-04-10 05:04:59 +04:00
|
|
|
diff_32 = op1_32 - (op2_32 + temp_CF);
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), diff_32);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
diff_32 = op1_32 - (op2_32 + temp_CF);
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(diff_32);
|
2002-09-30 06:02:06 +04:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32_CF(op1_32, op2_32, diff_32, BX_INSTR_SBB32,
|
|
|
|
temp_CF);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::SUB_EdGd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op2_32, op1_32, diff_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op2_32 = BX_READ_32BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2001-04-10 05:04:59 +04:00
|
|
|
diff_32 = op1_32 - op2_32;
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), diff_32);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
diff_32 = op1_32 - op2_32;
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(diff_32);
|
2002-09-30 06:02:06 +04:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, diff_32, BX_INSTR_SUB32);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::SUB_GdEd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op1_32, op2_32, diff_32;
|
2002-10-08 02:51:58 +04:00
|
|
|
unsigned nnn = i->nnn();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-10-08 02:51:58 +04:00
|
|
|
op1_32 = BX_READ_32BIT_REG(nnn);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op2_32 = BX_READ_32BIT_REG(i->rm());
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_virtual_dword(i->seg(), RMAddr(i), &op2_32);
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-10-08 02:51:58 +04:00
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
|
|
|
Bit32u flags32;
|
|
|
|
|
|
|
|
asmSub32(diff_32, op1_32, op2_32, flags32);
|
|
|
|
setEFlagsOSZAPC(flags32);
|
|
|
|
#else
|
2002-09-30 06:02:06 +04:00
|
|
|
diff_32 = op1_32 - op2_32;
|
2002-10-08 02:51:58 +04:00
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-10-08 02:51:58 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(nnn, diff_32);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-10-08 02:51:58 +04:00
|
|
|
#if !(defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, diff_32, BX_INSTR_SUB32);
|
2002-10-08 02:51:58 +04:00
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::SUB_EAXId(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op1_32, op2_32, diff_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op1_32 = EAX;
|
|
|
|
op2_32 = i->Id();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
diff_32 = op1_32 - op2_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
RAX = diff_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, diff_32, BX_INSTR_SUB32);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::CMP_EdGd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-23 02:22:16 +04:00
|
|
|
Bit32u op2_32, op1_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 02:22:16 +04:00
|
|
|
op2_32 = BX_READ_32BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 02:22:16 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 21:59:18 +04:00
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-23 02:22:16 +04:00
|
|
|
Bit32u flags32;
|
2002-10-08 02:51:58 +04:00
|
|
|
|
|
|
|
asmCmp32(op1_32, op2_32, flags32);
|
|
|
|
setEFlagsOSZAPC(flags32);
|
2002-09-23 02:22:16 +04:00
|
|
|
#else
|
|
|
|
Bit32u diff_32;
|
|
|
|
diff_32 = op1_32 - op2_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 02:22:16 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, diff_32, BX_INSTR_CMP32);
|
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::CMP_GdEd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-23 02:22:16 +04:00
|
|
|
Bit32u op1_32, op2_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 02:22:16 +04:00
|
|
|
op1_32 = BX_READ_32BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 02:22:16 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op2_32 = BX_READ_32BIT_REG(i->rm());
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_virtual_dword(i->seg(), RMAddr(i), &op2_32);
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 21:59:18 +04:00
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-23 02:22:16 +04:00
|
|
|
Bit32u flags32;
|
2002-10-08 02:51:58 +04:00
|
|
|
|
|
|
|
asmCmp32(op1_32, op2_32, flags32);
|
|
|
|
setEFlagsOSZAPC(flags32);
|
2002-09-23 02:22:16 +04:00
|
|
|
#else
|
|
|
|
Bit32u diff_32;
|
|
|
|
diff_32 = op1_32 - op2_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 02:22:16 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, diff_32, BX_INSTR_CMP32);
|
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::CMP_EAXId(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-23 02:22:16 +04:00
|
|
|
Bit32u op1_32, op2_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 02:22:16 +04:00
|
|
|
op1_32 = EAX;
|
|
|
|
op2_32 = i->Id();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 21:59:18 +04:00
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-23 02:22:16 +04:00
|
|
|
Bit32u flags32;
|
2002-10-08 02:51:58 +04:00
|
|
|
|
|
|
|
asmCmp32(op1_32, op2_32, flags32);
|
|
|
|
setEFlagsOSZAPC(flags32);
|
2002-09-23 02:22:16 +04:00
|
|
|
#else
|
|
|
|
Bit32u diff_32;
|
|
|
|
diff_32 = op1_32 - op2_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 02:22:16 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, diff_32, BX_INSTR_CMP32);
|
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::CWDE(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
|
|
|
/* CBW: no flags are effected */
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u temp;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
temp = (Bit16s) AX;
|
|
|
|
RAX = temp;
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::CDQ(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-15 05:36:13 +04:00
|
|
|
/* CDQ: no flags are affected */
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (EAX & 0x80000000) {
|
|
|
|
RDX = 0xFFFFFFFF;
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
RDX = 0x00000000;
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
// Some info on the opcodes at {0F,A6} and {0F,A7}
|
|
|
|
// On 386 steps A0-B0:
|
|
|
|
// {OF,A6} = XBTS
|
|
|
|
// {OF,A7} = IBTS
|
|
|
|
// On 486 steps A0-B0:
|
|
|
|
// {OF,A6} = CMPXCHG 8
|
|
|
|
// {OF,A7} = CMPXCHG 16|32
|
|
|
|
//
|
|
|
|
// On 486 >= B steps, and further processors, the
|
|
|
|
// CMPXCHG instructions were moved to opcodes:
|
|
|
|
// {OF,B0} = CMPXCHG 8
|
|
|
|
// {OF,B1} = CMPXCHG 16|32
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::CMPXCHG_XBTS(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2001-05-30 22:56:02 +04:00
|
|
|
BX_INFO(("CMPXCHG_XBTS:"));
|
2001-04-10 05:04:59 +04:00
|
|
|
UndefinedOpcode(i);
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::CMPXCHG_IBTS(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2001-05-30 22:56:02 +04:00
|
|
|
BX_INFO(("CMPXCHG_IBTS:"));
|
2001-04-10 05:04:59 +04:00
|
|
|
UndefinedOpcode(i);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::XADD_EdGd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
|
|
|
#if (BX_CPU_LEVEL >= 4) || (BX_CPU_LEVEL_HACKED >= 4)
|
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op2_32, op1_32, sum_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
/* XADD dst(r/m), src(r)
|
|
|
|
* temp <-- src + dst | sum = op2 + op1
|
|
|
|
* src <-- dst | op2 = op1
|
|
|
|
* dst <-- tmp | op1 = sum
|
|
|
|
*/
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op2_32 = BX_READ_32BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2001-04-10 05:04:59 +04:00
|
|
|
sum_32 = op1_32 + op2_32;
|
2002-09-30 06:02:06 +04:00
|
|
|
// and write destination into source
|
|
|
|
// Note: if both op1 & op2 are registers, the last one written
|
|
|
|
// should be the sum, as op1 & op2 may be the same register.
|
|
|
|
// For example: XADD AL, AL
|
|
|
|
BX_WRITE_32BIT_REGZ(i->nnn(), op1_32);
|
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), sum_32);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
sum_32 = op1_32 + op2_32;
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(sum_32);
|
2002-09-30 06:02:06 +04:00
|
|
|
/* and write destination into source */
|
|
|
|
BX_WRITE_32BIT_REGZ(i->nnn(), op1_32);
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, sum_32, BX_INSTR_XADD32);
|
2001-04-10 05:04:59 +04:00
|
|
|
#else
|
2002-10-25 01:07:56 +04:00
|
|
|
BX_INFO (("XADD_EdGd not supported for cpulevel <= 3"));
|
2002-10-02 08:01:45 +04:00
|
|
|
UndefinedOpcode(i);
|
2001-04-10 05:04:59 +04:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-29 23:21:38 +04:00
|
|
|
BX_CPU_C::ADD_EEdId(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-29 23:21:38 +04:00
|
|
|
Bit32u op2_32, op1_32, sum_32;
|
2002-09-08 08:08:14 +04:00
|
|
|
|
2002-09-29 23:21:38 +04:00
|
|
|
op2_32 = i->Id();
|
2002-09-08 08:08:14 +04:00
|
|
|
|
2002-09-29 23:21:38 +04:00
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
2002-09-22 05:52:21 +04:00
|
|
|
|
2002-09-23 21:59:18 +04:00
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-29 23:21:38 +04:00
|
|
|
Bit32u flags32;
|
2002-10-08 02:51:58 +04:00
|
|
|
|
|
|
|
asmAdd32(sum_32, op1_32, op2_32, flags32);
|
|
|
|
setEFlagsOSZAPC(flags32);
|
2002-09-22 05:52:21 +04:00
|
|
|
#else
|
2002-09-29 23:21:38 +04:00
|
|
|
sum_32 = op1_32 + op2_32;
|
2002-09-22 05:52:21 +04:00
|
|
|
#endif
|
|
|
|
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(sum_32);
|
2002-09-29 23:21:38 +04:00
|
|
|
|
|
|
|
#if !(defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, sum_32, BX_INSTR_ADD32);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
|
|
BX_CPU_C::ADD_EGdId(bxInstruction_c *i)
|
|
|
|
{
|
|
|
|
Bit32u op2_32, op1_32, sum_32;
|
|
|
|
|
|
|
|
op2_32 = i->Id();
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2002-09-08 08:08:14 +04:00
|
|
|
|
2002-09-23 21:59:18 +04:00
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-29 23:21:38 +04:00
|
|
|
Bit32u flags32;
|
2002-10-08 02:51:58 +04:00
|
|
|
|
|
|
|
asmAdd32(sum_32, op1_32, op2_32, flags32);
|
|
|
|
setEFlagsOSZAPC(flags32);
|
2002-09-08 08:08:14 +04:00
|
|
|
#else
|
2002-09-29 23:21:38 +04:00
|
|
|
sum_32 = op1_32 + op2_32;
|
2002-09-08 08:08:14 +04:00
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-29 23:21:38 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), sum_32);
|
2002-09-08 08:08:14 +04:00
|
|
|
|
2002-09-23 21:59:18 +04:00
|
|
|
#if !(defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-08 08:08:14 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, sum_32, BX_INSTR_ADD32);
|
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::ADC_EdId(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-10-25 15:44:41 +04:00
|
|
|
bx_bool temp_CF;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-24 22:33:38 +04:00
|
|
|
temp_CF = getB_CF();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op2_32, op1_32, sum_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op2_32 = i->Id();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2001-04-10 05:04:59 +04:00
|
|
|
sum_32 = op1_32 + op2_32 + temp_CF;
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), sum_32);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
sum_32 = op1_32 + op2_32 + temp_CF;
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(sum_32);
|
2002-09-30 06:02:06 +04:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32_CF(op1_32, op2_32, sum_32, BX_INSTR_ADC32,
|
|
|
|
temp_CF);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::SUB_EdId(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op2_32, op1_32, diff_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
op2_32 = i->Id();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2001-04-10 05:04:59 +04:00
|
|
|
diff_32 = op1_32 - op2_32;
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), diff_32);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
diff_32 = op1_32 - op2_32;
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(diff_32);
|
2002-09-30 06:02:06 +04:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, diff_32, BX_INSTR_SUB32);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::CMP_EdId(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-23 02:22:16 +04:00
|
|
|
Bit32u op2_32, op1_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 02:22:16 +04:00
|
|
|
op2_32 = i->Id();
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 02:22:16 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 21:59:18 +04:00
|
|
|
#if (defined(__i386__) && defined(__GNUC__) && BX_SupportHostAsms)
|
2002-09-23 02:22:16 +04:00
|
|
|
Bit32u flags32;
|
2002-10-08 02:51:58 +04:00
|
|
|
|
|
|
|
asmCmp32(op1_32, op2_32, flags32);
|
|
|
|
setEFlagsOSZAPC(flags32);
|
2002-09-23 02:22:16 +04:00
|
|
|
#else
|
|
|
|
Bit32u diff_32;
|
|
|
|
diff_32 = op1_32 - op2_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-23 02:22:16 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, op2_32, diff_32, BX_INSTR_CMP32);
|
|
|
|
#endif
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::NEG_Ed(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op1_32, diff_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2001-04-10 05:04:59 +04:00
|
|
|
diff_32 = 0 - op1_32;
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), diff_32);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
diff_32 = 0 - op1_32;
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(diff_32);
|
2002-09-30 06:02:06 +04:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(op1_32, 0, diff_32, BX_INSTR_NEG32);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::INC_Ed(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op1_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2001-04-10 05:04:59 +04:00
|
|
|
op1_32++;
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), op1_32);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
op1_32++;
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(op1_32);
|
2002-09-30 06:02:06 +04:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAP_32(0, 0, op1_32, BX_INSTR_INC32);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::DEC_Ed(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op1_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
2001-04-10 05:04:59 +04:00
|
|
|
op1_32--;
|
2002-09-30 06:02:06 +04:00
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), op1_32);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
op1_32--;
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(op1_32);
|
2002-09-30 06:02:06 +04:00
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAP_32(0, 0, op1_32, BX_INSTR_DEC32);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::CMPXCHG_EdGd(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
|
|
|
#if (BX_CPU_LEVEL >= 4) || (BX_CPU_LEVEL_HACKED >= 4)
|
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op2_32, op1_32, diff_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
op1_32 = BX_READ_32BIT_REG(i->rm());
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i), &op1_32);
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
diff_32 = EAX - op1_32;
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
SET_FLAGS_OSZAPC_32(EAX, op1_32, diff_32, BX_INSTR_CMP32);
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (diff_32 == 0) { // if accumulator == dest
|
|
|
|
// ZF = 1
|
|
|
|
set_ZF(1);
|
|
|
|
// dest <-- src
|
|
|
|
op2_32 = BX_READ_32BIT_REG(i->nnn());
|
2001-04-10 05:04:59 +04:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
BX_WRITE_32BIT_REGZ(i->rm(), op2_32);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
|
|
|
else {
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(op2_32);
|
2001-04-10 05:04:59 +04:00
|
|
|
}
|
2002-09-30 06:02:06 +04:00
|
|
|
}
|
|
|
|
else {
|
|
|
|
// ZF = 0
|
|
|
|
set_ZF(0);
|
|
|
|
// accumulator <-- dest
|
|
|
|
RAX = op1_32;
|
|
|
|
}
|
2001-04-10 05:04:59 +04:00
|
|
|
#else
|
2001-05-30 22:56:02 +04:00
|
|
|
BX_PANIC(("CMPXCHG_EdGd:"));
|
2001-04-10 05:04:59 +04:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
2002-09-18 02:50:53 +04:00
|
|
|
BX_CPU_C::CMPXCHG8B(bxInstruction_c *i)
|
2001-04-10 05:04:59 +04:00
|
|
|
{
|
|
|
|
#if (BX_CPU_LEVEL >= 5) || (BX_CPU_LEVEL_HACKED >= 5)
|
2001-11-18 01:22:03 +03:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
Bit32u op1_64_lo, op1_64_hi, diff;
|
2001-11-18 01:22:03 +03:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (i->modC0()) {
|
|
|
|
BX_INFO(("CMPXCHG8B: dest is reg: #UD"));
|
|
|
|
UndefinedOpcode(i);
|
|
|
|
}
|
2001-11-18 01:22:03 +03:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
read_virtual_dword(i->seg(), RMAddr(i), &op1_64_lo);
|
|
|
|
read_RMW_virtual_dword(i->seg(), RMAddr(i) + 4, &op1_64_hi);
|
2001-11-18 01:22:03 +03:00
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
diff = EAX - op1_64_lo;
|
|
|
|
diff |= EDX - op1_64_hi;
|
2001-11-18 01:22:03 +03:00
|
|
|
|
|
|
|
// SET_FLAGS_OSZAPC_32(EAX, op1_32, diff_32, BX_INSTR_CMP32);
|
|
|
|
|
2002-09-30 06:02:06 +04:00
|
|
|
if (diff == 0) { // if accumulator == dest
|
|
|
|
// ZF = 1
|
|
|
|
set_ZF(1);
|
|
|
|
// dest <-- src
|
2002-10-25 22:26:29 +04:00
|
|
|
Write_RMW_virtual_dword(ECX);
|
2002-09-30 06:02:06 +04:00
|
|
|
write_virtual_dword(i->seg(), RMAddr(i), &EBX);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
// ZF = 0
|
|
|
|
set_ZF(0);
|
|
|
|
// accumulator <-- dest
|
|
|
|
RAX = op1_64_lo;
|
|
|
|
RDX = op1_64_hi;
|
|
|
|
}
|
2002-09-15 05:36:13 +04:00
|
|
|
|
2001-04-10 05:04:59 +04:00
|
|
|
#else
|
Merged patch-unallowed-lock-cases patch.
According to the Intel manuals:
The LOCK prefix can be prepended only to the following instructions
and only to those forms of the instructions where the destination
operand is a memory operand: ADD, ADC, AND, BTC, BTR, BTS, CMPXCHG,
CMPXCH8B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, and XCHG. If
the LOCK prefix is used with one of these instructions and the source
operand is a memory operand, an undefined opcode exception (#UD) will
be generated. An undefined opcode exception will also be generated if
the LOCK prefix is used with any instruction not in the above list.
Checking of the LOCK prefix done in fetchDecode state and not overloads
Bochs's execution.
2003-04-05 16:16:53 +04:00
|
|
|
BX_INFO(("CMPXCHG8B: not implemented in CPU_LEVEL < 5"));
|
2001-04-10 05:04:59 +04:00
|
|
|
UndefinedOpcode(i);
|
|
|
|
#endif
|
|
|
|
}
|