mirrors/Bochs
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Bochs/bochs/cpu
History
Stanislav Shwartsman dfd769a102 - Fixed compilation issue with cpu-level=5 
- SYSCALL/SYSRET: SYSCALL/SYSRET instructions are not supported in legacy mode for Intel processors
- CPUID: CPUID.0x80000001.EDX[11] SYSCALL/SYSRET support should not be reported outside long64 mode if legacy mode SYSCALL/SYSRET is not supported
- Added new CPUDB entry - AMD K6-2 3D proc3essor (Chomper)
2011-08-30 22:00:27 +00:00
..
cpudb
- Fixed compilation issue with cpu-level=5
2011-08-30 22:00:27 +00:00
3dnow.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
access32.cc
bugfix + rename function
2011-06-14 19:56:28 +00:00
access64.cc
bugfix + rename function
2011-06-14 19:56:28 +00:00
access.cc
implemented AVX instructions support
2011-03-19 20:09:34 +00:00
aes.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
apic.cc
Implemented VMX preemption timer VMEXIT control (patch by Jianan Hao)
2011-07-03 15:59:48 +00:00
apic.h
Implemented VMX preemption timer VMEXIT control (patch by Jianan Hao)
2011-07-03 15:59:48 +00:00
arith8.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
arith16.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
arith32.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
arith64.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
avx2_gather.cc
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
avx2.cc
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
avx_pfp.cc
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
avx.cc
avx2 added broadcast from register
2011-08-29 21:00:25 +00:00
bcd.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
bit16.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
bit32.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
bit64.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
bit.cc
MOVBE instruction exists only in memory form
2011-08-25 21:20:50 +00:00
bmi32.cc
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
bmi64.cc
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
call_far.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
cpu.cc
- 10% emulation speedup with handlers chaining optimization implemented. The
2011-08-21 14:31:08 +00:00
cpu.h
- Fixed compilation issue with cpu-level=5
2011-08-30 22:00:27 +00:00
cpuid.h
syscall/sysret in legacy mode is supported in k6-2. preparing code to it ...
2011-08-30 20:41:00 +00:00
crc32.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
crregs.cc
syscall/sysret are not supported outside long64 mode in Intel CPUs
2011-08-30 21:32:40 +00:00
crregs.h
- Fixed compilation issue with cpu-level=5
2011-08-30 22:00:27 +00:00
ctrl_xfer16.cc
- 10% emulation speedup with handlers chaining optimization implemented. The
2011-08-21 14:31:08 +00:00
ctrl_xfer32.cc
- 10% emulation speedup with handlers chaining optimization implemented. The
2011-08-21 14:31:08 +00:00
ctrl_xfer64.cc
- 10% emulation speedup with handlers chaining optimization implemented. The
2011-08-21 14:31:08 +00:00
ctrl_xfer_pro.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
data_xfer8.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
data_xfer16.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
data_xfer32.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
data_xfer64.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
debugstuff.cc
cr4 available since Pentium only
2011-08-16 16:49:04 +00:00
descriptor.h
- deleted executable properties from source files
2011-04-03 10:29:19 +00:00
exception.cc
accessors for DR6 and DR7 fields
2011-03-15 20:20:15 +00:00
fetchdecode64.cc
avx2 added broadcast from register
2011-08-29 21:00:25 +00:00
fetchdecode_avx.h
avx2 added broadcast from register
2011-08-29 21:00:25 +00:00
fetchdecode_sse.h
MOVBE instruction exists only in memory form
2011-08-25 21:20:50 +00:00
fetchdecode_x87.h
- deleted executable properties from source files
2011-04-03 10:29:19 +00:00
fetchdecode.cc
syscall/sysret are not supported outside long64 mode in Intel CPUs
2011-08-30 21:32:40 +00:00
fetchdecode.h
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
flag_ctrl_pro.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
flag_ctrl.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
fpu_emu.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
generic_cpuid.cc
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
generic_cpuid.h
cr4 available since Pentium only
2011-08-16 16:49:04 +00:00
i387.h
Adding Id and Rev property to all files
2011-02-24 21:54:04 +00:00
ia_opcodes.h
syscall/sysret are not supported outside long64 mode in Intel CPUs
2011-08-30 21:32:40 +00:00
icache.cc
- 10% emulation speedup with handlers chaining optimization implemented. The
2011-08-21 14:31:08 +00:00
icache.h
set max trace length back to 32
2011-08-21 16:44:02 +00:00
init.cc
syscall/sysret are not supported outside long64 mode in Intel CPUs
2011-08-30 21:32:40 +00:00
instr.h
added 'locked' information to bxInstruction_c for instrumentation and other future use
2011-08-27 20:09:18 +00:00
io.cc
- 10% emulation speedup with handlers chaining optimization implemented. The
2011-08-21 14:31:08 +00:00
iret.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
jmp_far.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
lazy_flags.cc
bcd flags handling change
2011-04-23 10:49:36 +00:00
lazy_flags.h
Adding Id and Rev property to all files
2011-02-24 21:54:04 +00:00
load.cc
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
logical8.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
logical16.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
logical32.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
logical64.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
Makefile.in
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
mmx.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
msr.cc
- Fixed compilation issue with cpu-level=5
2011-08-30 22:00:27 +00:00
mult8.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
mult16.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
mult32.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
mult64.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
paging.cc
small optimization
2011-08-23 21:25:34 +00:00
proc_ctrl.cc
- Fixed compilation issue with cpu-level=5
2011-08-30 22:00:27 +00:00
protect_ctrl.cc
small optimization
2011-08-23 21:25:34 +00:00
resolver.cc
Adding Id and Rev property to all files
2011-02-24 21:54:04 +00:00
ret_far.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
segment_ctrl_pro.cc
Adding Id and Rev property to all files
2011-02-24 21:54:04 +00:00
segment_ctrl.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
shift8.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
shift16.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
shift32.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
shift64.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
simd_int.h
fixed for gather VSIB calculation
2011-08-28 20:14:53 +00:00
simd_pfp.h
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
smm.cc
syscall/sysret are not supported outside long64 mode in Intel CPUs
2011-08-30 21:32:40 +00:00
smm.h
support for NX outside of x86-64.
2011-08-10 22:04:33 +00:00
soft_int.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
sse_move.cc
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
sse_pfp.cc
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
sse_rcp.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
sse_string.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
sse.cc
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
stack16.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
stack32.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
stack64.cc
reword all the CPU code in preparation for future CPU speedup implementation.
2011-07-06 20:01:18 +00:00
stack.h
- deleted executable properties from source files
2011-04-03 10:29:19 +00:00
string.cc
- 10% emulation speedup with handlers chaining optimization implemented. The
2011-08-21 14:31:08 +00:00
tasking.cc
small favor to VMX OFF for code that compiled with VMX ON
2011-08-09 20:50:51 +00:00
todo
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
vm8086.cc
Adding Id and Rev property to all files
2011-02-24 21:54:04 +00:00
vmcs.cc
impemented pause-loop exiting VMX2 control
2011-07-22 09:19:35 +00:00
vmexit.cc
small favor to VMX OFF for code that compiled with VMX ON
2011-08-09 20:50:51 +00:00
vmx.cc
support for NX outside of x86-64.
2011-08-10 22:04:33 +00:00
vmx.h
cleanups + small code reorg
2011-08-10 20:31:29 +00:00
xmm.h
- Added support for AVX and AVX2 instructions emulation, to enable configure
2011-08-27 13:47:16 +00:00
xsave.cc
small optimization
2011-08-23 21:25:34 +00:00