| .. |
|
avx
|
more use of the clearflagsOSZAPC
|
2014-10-22 18:24:33 +00:00 |
|
cpudb
|
CPUID: "Yonah" and "Atom N-270" should report max virtual address as 32-bit in leaf 0x80000008
|
2014-10-22 19:53:23 +00:00 |
|
fpu
|
more use of the clearflagsOSZAPC
|
2014-10-22 18:24:33 +00:00 |
|
3dnow.cc
|
use shorter opcode names in the debug prints (skip the BX_IA_ prefix)
|
2013-12-02 20:06:59 +00:00 |
|
access32.cc
|
fixed bug in write_new_stack_qword
|
2014-11-03 14:34:20 +00:00 |
|
access64.cc
|
rename one more mem access handler
|
2014-10-21 19:11:21 +00:00 |
|
access.cc
|
bugfix in canonical violation detection
|
2014-07-20 18:19:02 +00:00 |
|
aes.cc
|
Implemented VCMPPS/PD/SS/SD AVX512 instructions
|
2013-12-03 15:44:23 +00:00 |
|
apic.cc
|
adjust (c) in several files
|
2014-08-31 20:05:25 +00:00 |
|
apic.h
|
|
|
|
arith8.cc
|
CMPXHG should always write to memory dest - affects APIC virtualization VMEXIT conditions
|
2013-07-24 21:06:24 +00:00 |
|
arith16.cc
|
Infrstructure change to support disasm of BxInstruction_c directly (without calling disasm)
|
2013-09-24 05:21:00 +00:00 |
|
arith32.cc
|
Infrstructure change to support disasm of BxInstruction_c directly (without calling disasm)
|
2013-09-24 05:21:00 +00:00 |
|
arith64.cc
|
rename one more mem access handler
|
2014-10-21 19:11:21 +00:00 |
|
bcd.cc
|
|
|
|
bit16.cc
|
some lazy flags handling optimizations
|
2014-10-22 17:49:12 +00:00 |
|
bit32.cc
|
some lazy flags handling optimizations
|
2014-10-22 17:49:12 +00:00 |
|
bit64.cc
|
some lazy flags handling optimizations
|
2014-10-22 17:49:12 +00:00 |
|
bit.cc
|
update (c)
|
2014-10-20 21:10:52 +00:00 |
|
bmi32.cc
|
added missing includes
|
2014-03-02 19:18:05 +00:00 |
|
bmi64.cc
|
added missing includes
|
2014-03-02 19:18:05 +00:00 |
|
call_far.cc
|
fixed large code duplication in write_new_stack methods
|
2014-10-12 18:59:10 +00:00 |
|
cpu.cc
|
Fixed segmentation fault that could happen under rare conditions with handlers chaining speedups enabled.
|
2014-10-15 18:00:04 +00:00 |
|
cpu.h
|
Added definitions from recently published Intel Architecture
|
2014-11-01 13:12:24 +00:00 |
|
cpuid.cc
|
fixed compilation when APIC if snot enabled
|
2014-11-01 10:25:42 +00:00 |
|
cpuid.h
|
Added definitions from recently published Intel Architecture
|
2014-11-01 13:12:24 +00:00 |
|
cpustats.h
|
Added statistics collection infrastructure in Bochs and
|
2014-10-14 15:59:10 +00:00 |
|
crc32.cc
|
|
|
|
crregs.cc
|
adjust (c) in several files
|
2014-08-31 20:05:25 +00:00 |
|
crregs.h
|
cpuid fixes
|
2014-03-15 20:19:30 +00:00 |
|
ctrl_xfer16.cc
|
use shorter opcode names in the debug prints (skip the BX_IA_ prefix)
|
2013-12-02 20:06:59 +00:00 |
|
ctrl_xfer32.cc
|
use shorter opcode names in the debug prints (skip the BX_IA_ prefix)
|
2013-12-02 20:06:59 +00:00 |
|
ctrl_xfer64.cc
|
code reorg : take laddr calculation out of 64-bit memory handlers. this creates generic linear address memory handlers which now could be used elsewhere
|
2014-10-20 21:08:29 +00:00 |
|
ctrl_xfer_pro.cc
|
|
|
|
data_xfer8.cc
|
update (c)
|
2014-10-20 21:10:52 +00:00 |
|
data_xfer16.cc
|
removed duplication in XCHG instruction handlers
|
2014-10-12 19:31:14 +00:00 |
|
data_xfer32.cc
|
removed duplication in XCHG instruction handlers
|
2014-10-12 19:31:14 +00:00 |
|
data_xfer64.cc
|
update (c)
|
2014-10-20 21:10:52 +00:00 |
|
debugstuff.cc
|
fixed compilation error with vs2008
|
2013-10-25 05:36:10 +00:00 |
|
descriptor.h
|
|
|
|
disasm.cc
|
fixed compilation warnings and errors with MSVCPP
|
2014-07-09 16:08:16 +00:00 |
|
event.cc
|
update (c) for few files
|
2013-09-05 18:40:14 +00:00 |
|
exception.cc
|
fixed large code duplication in write_new_stack methods
|
2014-10-12 18:59:10 +00:00 |
|
fetchdecode64.cc
|
Rewritten handling of supported CPUID features to be able to handle large amount of CPU extensions
|
2014-08-31 18:39:18 +00:00 |
|
fetchdecode_avx.h
|
Implemented VDBPSADBW AVX512BW instruction
|
2014-08-05 20:18:42 +00:00 |
|
fetchdecode_evex.h
|
Update CPUID defines after recently published
|
2014-09-26 12:14:53 +00:00 |
|
fetchdecode_sse.h
|
finish sse tables cleanup in disasm and fetchdecode
|
2013-10-11 20:09:51 +00:00 |
|
fetchdecode_x87.h
|
disasm fixes
|
2013-10-07 19:02:53 +00:00 |
|
fetchdecode_xop.h
|
Debugger: fixed param tree access to 64-bit variables (need to use get64() instead of get())
|
2013-12-05 19:17:16 +00:00 |
|
fetchdecode.cc
|
Rewritten handling of supported CPUID features to be able to handle large amount of CPU extensions
|
2014-08-31 18:39:18 +00:00 |
|
fetchdecode.h
|
Added definitions from recently published Intel Architecture
|
2014-11-01 13:12:24 +00:00 |
|
flag_ctrl_pro.cc
|
bugfix for VMX_VM_EXEC_CTRL1_EXTERNAL_INTERRUPT_VMEXIT control handling
|
2014-07-08 19:15:54 +00:00 |
|
flag_ctrl.cc
|
|
|
|
fpu_emu.cc
|
|
|
|
generic_cpuid.cc
|
Fixed panic in case x86-64 support is not present (Bochs 2.6.7 P4-SMP release
|
2014-11-02 14:14:36 +00:00 |
|
generic_cpuid.h
|
compilation fix
|
2014-11-01 11:51:03 +00:00 |
|
i387.h
|
|
|
|
ia_opcodes.h
|
Added definitions from recently published Intel Architecture
|
2014-11-01 13:12:24 +00:00 |
|
icache.cc
|
Added statistics collection infrastructure in Bochs and
|
2014-10-14 15:59:10 +00:00 |
|
icache.h
|
Thanks to avanced trace linking 256K entries ICache is not needed anymore.
|
2013-06-29 10:25:56 +00:00 |
|
init.cc
|
some lazy flags handling optimizations
|
2014-10-22 17:49:12 +00:00 |
|
instr.h
|
added configure option for trace linking optimization and mention it in CHANGES
|
2014-05-01 18:30:23 +00:00 |
|
io.cc
|
update (c)
|
2014-10-20 21:10:52 +00:00 |
|
iret.cc
|
|
|
|
jmp_far.cc
|
|
|
|
lazy_flags.h
|
|
|
|
load.cc
|
code reorg : take laddr calculation out of 64-bit memory handlers. this creates generic linear address memory handlers which now could be used elsewhere
|
2014-10-20 21:08:29 +00:00 |
|
logical8.cc
|
|
|
|
logical16.cc
|
|
|
|
logical32.cc
|
|
|
|
logical64.cc
|
update (c)
|
2014-10-20 21:10:52 +00:00 |
|
Makefile.in
|
rework in CPUID code (fixed code duplication). Re-enable perfmon reporting in CPUID because Win8/Win10 installation doesn't want to start without perfmon reported. TODO: implement basic perfmon support (at least only fixed counters) because win7-64 doesn't install with perfmon reported but not implemented
|
2014-10-15 08:04:38 +00:00 |
|
mmx.cc
|
Implemented VPSRLVW/VPSRAVW/VPSLLVW AVX512BW instructions
|
2014-07-25 21:15:48 +00:00 |
|
msr.cc
|
update CHANGES. added BX_INFO prints related to Perfmon usage
|
2014-10-15 19:04:28 +00:00 |
|
mult8.cc
|
|
|
|
mult16.cc
|
|
|
|
mult32.cc
|
|
|
|
mult64.cc
|
|
|
|
paging.cc
|
Added statistics collection infrastructure in Bochs and
|
2014-10-14 15:59:10 +00:00 |
|
proc_ctrl.cc
|
added comment to RDPMC instr
|
2014-10-15 15:28:13 +00:00 |
|
protect_ctrl.cc
|
code reorg : take laddr calculation out of 64-bit memory handlers. this creates generic linear address memory handlers which now could be used elsewhere
|
2014-10-20 21:08:29 +00:00 |
|
rdrand.cc
|
some lazy flags handling optimizations
|
2014-10-22 17:49:12 +00:00 |
|
resolver.cc
|
|
|
|
ret_far.cc
|
|
|
|
scalar_arith.h
|
fixed code duplication in BEXTR implementations
|
2014-03-02 19:16:13 +00:00 |
|
segment_ctrl_pro.cc
|
avoid using access_write_linear when not strickly needed
|
2014-07-19 20:01:44 +00:00 |
|
segment_ctrl.cc
|
update (c)
|
2014-10-20 21:10:52 +00:00 |
|
sha.cc
|
properly added sha.cc to the tree
|
2013-07-24 18:56:37 +00:00 |
|
shift8.cc
|
|
|
|
shift16.cc
|
|
|
|
shift32.cc
|
|
|
|
shift64.cc
|
update (c)
|
2014-10-20 21:10:52 +00:00 |
|
simd_compare.h
|
Implement AVX512BW and AVX512DQ extensions published in recently published Intel Archtecture Extensions manual rev20.
|
2014-07-18 11:14:25 +00:00 |
|
simd_int.h
|
Implemented VDBPSADBW AVX512BW instruction
|
2014-08-05 20:18:42 +00:00 |
|
simd_pfp.h
|
Added shape of implementation for last missing VSCALEF* AVX-512 instructons.
|
2014-03-09 21:42:11 +00:00 |
|
smm.cc
|
implementation of virtual NMI
|
2013-03-05 21:12:43 +00:00 |
|
smm.h
|
|
|
|
soft_int.cc
|
use shorter opcode names in the debug prints (skip the BX_IA_ prefix)
|
2013-12-02 20:06:59 +00:00 |
|
sse_move.cc
|
adjust (c) in several files
|
2014-08-31 20:05:25 +00:00 |
|
sse_pfp.cc
|
remove redundant type conversions
|
2014-03-23 20:01:58 +00:00 |
|
sse_rcp.cc
|
Added shape of implementation for last missing VSCALEF* AVX-512 instructons.
|
2014-03-09 21:42:11 +00:00 |
|
sse_string.cc
|
Implement AVX512BW and AVX512DQ extensions published in recently published Intel Archtecture Extensions manual rev20.
|
2014-07-18 11:14:25 +00:00 |
|
sse.cc
|
more use of the clearflagsOSZAPC
|
2014-10-22 18:24:33 +00:00 |
|
stack16.cc
|
small optimization
|
2014-02-01 19:23:41 +00:00 |
|
stack32.cc
|
Infrstructure change to support disasm of BxInstruction_c directly (without calling disasm)
|
2013-09-24 05:21:00 +00:00 |
|
stack64.cc
|
update (c)
|
2014-10-20 21:10:52 +00:00 |
|
stack.cc
|
Added statistics collection infrastructure in Bochs and
|
2014-10-14 15:59:10 +00:00 |
|
stack.h
|
|
|
|
string.cc
|
code reorg : take laddr calculation out of 64-bit memory handlers. this creates generic linear address memory handlers which now could be used elsewhere
|
2014-10-20 21:08:29 +00:00 |
|
svm.cc
|
adjust (c) in several files
|
2014-08-31 20:05:25 +00:00 |
|
svm.h
|
updates in CPUID defines after new published AMD SDM
|
2013-05-17 19:41:57 +00:00 |
|
tasking.cc
|
fixed massive code duplication
|
2014-07-03 06:40:42 +00:00 |
|
todo
|
CPUDB: added AMD Trinity to the database
|
2014-03-15 18:30:13 +00:00 |
|
vapic.cc
|
|
|
|
vm8086.cc
|
|
|
|
vmcs.cc
|
adjust (c) in several files
|
2014-08-31 20:05:25 +00:00 |
|
vmexit.cc
|
use shorter opcode names in the debug prints (skip the BX_IA_ prefix)
|
2013-12-02 20:06:59 +00:00 |
|
vmfunc.cc
|
|
|
|
vmx.cc
|
some lazy flags handling optimizations
|
2014-10-22 17:49:12 +00:00 |
|
vmx.h
|
Added definitions from recently published Intel Architecture
|
2014-11-01 13:12:24 +00:00 |
|
xmm.h
|
add proper alignment of XMM/YMM/ZMM registers within CPU class
|
2014-06-25 19:12:14 +00:00 |
|
xsave.cc
|
remove redundant type conversions
|
2014-03-23 20:01:58 +00:00 |
