| .. |
|
avx
|
update dependencies in Mafefile.in
|
2019-12-21 21:42:35 +00:00 |
|
cpudb
|
Part of the SF patch #548: Support Windows Hyper-V in Bochs by Xinyang
|
2020-01-11 06:18:13 +00:00 |
|
decoder
|
remove duplicate opcodes from decoder definitions
|
2020-03-28 14:36:27 +00:00 |
|
fpu
|
applying SF patch #545 Speling fixes
|
2019-12-09 16:29:23 +00:00 |
|
3dnow.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
access2.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
access.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
access.h
|
keep def of YMM/ZMM register even if AVX or EVEX are not compiled in and let reading/writing them to MEM
|
2018-04-04 19:31:56 +00:00 |
|
aes.cc
|
avoid gcc 7.3 warning
|
2018-05-27 19:09:59 +00:00 |
|
apic.cc
|
add ability to read or write LVT_CMCI APIC register. It will never fire and interrupt as #MC is don't care but user can configure the interface
|
2019-12-06 19:38:59 +00:00 |
|
apic.h
|
fix one more place with incorrect detection of x2apic MSR space. use function instead of magic numbers in all places
|
2019-12-10 21:07:19 +00:00 |
|
arith8.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
arith16.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
arith32.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
arith64.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
bcd.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
bit16.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
bit32.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
bit64.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
bit.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
bmi32.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
bmi64.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
call_far.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
cet.cc
|
CET: DS Seg override is kept for CET Endranch suppress hint even if overridden by other prefixes later
|
2020-02-21 19:38:23 +00:00 |
|
cpu.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
cpu.h
|
extract calculation of MSR_IA32_XSS supported bits to a function
|
2020-01-03 19:33:16 +00:00 |
|
cpuid.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
cpuid.h
|
add defines for CPUID bits published in latest SDM 071
|
2019-11-12 18:54:08 +00:00 |
|
cpustats.h
|
added few tlb specific cpustat counters
|
2015-09-28 19:09:32 +00:00 |
|
crc32.cc
|
change a bit more defines to const with type
|
2019-12-26 16:48:33 +00:00 |
|
crregs.cc
|
extract calculation of MSR_IA32_XSS supported bits to a function
|
2020-01-03 19:33:16 +00:00 |
|
crregs.h
|
flush TLBs on CR4.CET change
|
2020-01-10 20:04:22 +00:00 |
|
ctrl_xfer16.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
ctrl_xfer32.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
ctrl_xfer64.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
ctrl_xfer_pro.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
data_xfer8.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
data_xfer16.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
data_xfer32.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
data_xfer64.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
debugstuff.cc
|
applying SF patch #545 Speling fixes
|
2019-12-09 16:29:23 +00:00 |
|
descriptor.h
|
Major rewrite of memory access methods to avoid massive code duplication and enable inlining of memory access methods
|
2015-01-25 20:55:10 +00:00 |
|
event.cc
|
update (c) for few files
|
2013-09-05 18:40:14 +00:00 |
|
exception.cc
|
change a bit more defines to const with type
|
2019-12-26 16:48:33 +00:00 |
|
faststring.cc
|
convert bochs.h macros to inline functions with strong types
|
2019-10-16 20:19:34 +00:00 |
|
flag_ctrl_pro.cc
|
bugfix for VMX_VM_EXEC_CTRL1_EXTERNAL_INTERRUPT_VMEXIT control handling
|
2014-07-08 19:15:54 +00:00 |
|
flag_ctrl.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
fpu_emu.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
generic_cpuid.cc
|
Part of the SF patch #548: Support Windows Hyper-V in Bochs by Xinyang
|
2020-01-11 06:18:13 +00:00 |
|
generic_cpuid.h
|
experimental implementation of protection keys paging extension published in SDM rev054. to enable configure with --enable-protection-keys
|
2016-03-02 20:44:42 +00:00 |
|
gf2.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
i387.h
|
coding style changes, tab2space, macro2function or macro2const
|
2019-10-17 19:23:27 +00:00 |
|
icache.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
icache.h
|
remove BX_TRUE/BX_FALSE macros, use stdc++ true/false instead
|
2019-12-09 16:44:36 +00:00 |
|
init.cc
|
fixed compilation with VMX off
|
2020-01-17 11:55:59 +00:00 |
|
io.cc
|
convert bochs.h macros to inline functions with strong types
|
2019-10-16 20:46:00 +00:00 |
|
iret.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
jmp_far.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
lazy_flags.h
|
lazy flags code small refactoring
|
2017-10-15 22:01:32 +00:00 |
|
load.cc
|
fixed copy-paste issue
|
2019-12-21 20:30:15 +00:00 |
|
logical8.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
logical16.cc
|
more faststring cleanup
|
2019-10-14 14:54:07 +00:00 |
|
logical32.cc
|
more faststring cleanup
|
2019-10-14 14:54:07 +00:00 |
|
logical64.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
Makefile.in
|
update dependencies in Mafefile.in
|
2019-12-21 21:42:35 +00:00 |
|
mmx.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
msr.cc
|
extract calculation of MSR_IA32_XSS supported bits to a function
|
2020-01-03 19:33:16 +00:00 |
|
msr.h
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
mult8.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
mult16.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
mult32.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
mult64.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
mwait.cc
|
cosmetic change with no logic affected
|
2019-10-24 20:33:05 +00:00 |
|
paging.cc
|
fixed compilation under Visual Studio
|
2020-02-02 07:25:00 +00:00 |
|
proc_ctrl.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
protect_ctrl.cc
|
applying SF patch #545 Speling fixes
|
2019-12-09 16:29:23 +00:00 |
|
rdrand.cc
|
VMX: Fix RDRAND/RDSEED VMEXIT Instruction-Information Field
|
2019-10-24 20:12:00 +00:00 |
|
ret_far.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
scalar_arith.h
|
implemented GFNI instructions
|
2017-10-21 19:57:12 +00:00 |
|
segment_ctrl_pro.cc
|
Major rewrite of memory access methods to avoid massive code duplication and enable inlining of memory access methods
|
2015-01-25 20:55:10 +00:00 |
|
segment_ctrl.cc
|
VMX: save guest CET state to VMCS on vmexit
|
2019-12-27 13:02:30 +00:00 |
|
sha.cc
|
fixed bug in SHA256RNDS2 instruction - wrong order of dwords in result
|
2019-12-19 19:20:13 +00:00 |
|
shift8.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
shift16.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
shift32.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
shift64.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
simd_compare.h
|
Implement AVX512BW and AVX512DQ extensions published in recently published Intel Archtecture Extensions manual rev20.
|
2014-07-18 11:14:25 +00:00 |
|
simd_int.h
|
implemented AVX-512 VNNI instructions
|
2017-10-15 19:17:07 +00:00 |
|
simd_pfp.h
|
Added shape of implementation for last missing VSCALEF* AVX-512 instructons.
|
2014-03-09 21:42:11 +00:00 |
|
smm.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
smm.h
|
Fixed SF bug [3548109] VMX State Not Restored After Entering SMM on 32-bit Systems
|
2012-07-27 08:13:39 +00:00 |
|
soft_int.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
sse_move.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
sse_pfp.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
sse_rcp.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
sse_string.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
sse.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
stack16.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
stack32.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
stack64.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
stack.cc
|
split Bochs CPU TLB to DTLB and ITLB to avoid aliasing conflicts between them. ~5% speedup measured
|
2019-12-09 18:37:02 +00:00 |
|
stack.h
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
string.cc
|
fixed bug in faststring optimizations recently introduced
|
2019-11-22 10:54:36 +00:00 |
|
svm.cc
|
VMX: save guest CET state to VMCS on vmexit
|
2019-12-27 13:02:30 +00:00 |
|
svm.h
|
#define to enum or inline function convertion
|
2015-10-09 19:33:36 +00:00 |
|
tasking.cc
|
fixed CET fault on task switch when SSP is not 8-byte aligned. Bochs did #GP whiel SDM says #TS
|
2020-01-07 18:17:34 +00:00 |
|
tlb.h
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
todo
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
vapic.cc
|
remove BX_TRUE/BX_FALSE macros, use stdc++ true/false instead
|
2019-12-09 16:44:36 +00:00 |
|
vm8086.cc
|
Add initial implementation of the CET (Control Flow Enforcement Technology) emulation according to SDM071
|
2019-12-20 07:42:07 +00:00 |
|
vmcs.cc
|
added ability to configure hidden VMCS field mapping through CPUID
|
2019-12-22 18:53:07 +00:00 |
|
vmexit.cc
|
change a bit more defines to const with type
|
2019-12-26 16:48:33 +00:00 |
|
vmfunc.cc
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
vmx.cc
|
added more VMX reasons to enum according to Intel SDM
|
2020-01-03 17:35:02 +00:00 |
|
vmx.h
|
added more VMX reasons to enum according to Intel SDM
|
2020-01-03 17:35:02 +00:00 |
|
xmm.h
|
keep def of YMM/ZMM register even if AVX or EVEX are not compiled in and let reading/writing them to MEM
|
2018-04-04 19:31:56 +00:00 |
|
xsave.cc
|
fixed compilation issue
|
2019-12-28 15:20:38 +00:00 |
