Stanislav Shwartsman
|
54bdb24e4b
|
remove MOVDIRI opcode extension for now until fugured out how nicely do MOVDIR64B, they better to be both done with same CPUID feature name
|
2019-02-22 19:15:53 +00:00 |
|
Stanislav Shwartsman
|
3e007fbdea
|
fixed copy-pasted issue with decoding
|
2019-02-17 21:54:38 +00:00 |
|
Stanislav Shwartsman
|
c3f7a34cf5
|
fixed copy-pasted issue with decoding
|
2019-02-17 21:41:45 +00:00 |
|
Stanislav Shwartsman
|
3da93728b3
|
split some opcode reference tables in new decoder between x86-64 and 32 for better perf
|
2019-02-17 21:22:54 +00:00 |
|
Stanislav Shwartsman
|
cd79d22113
|
fixes for 32-bit mode only compilation
|
2019-02-16 19:42:04 +00:00 |
|
Stanislav Shwartsman
|
bfd7bb2c13
|
remove redundant VL512 runtime check, redundant with new decoder
|
2019-02-16 19:25:32 +00:00 |
|
Stanislav Shwartsman
|
4f625b23e0
|
enable yet another Bochs new decoder. It is a bit slower than old one but it is much more extendable so adding new opcode won't be nightmare anymore
|
2019-02-16 15:23:24 +00:00 |
|
Stanislav Shwartsman
|
61dcc4ace7
|
remove unreferenced decode table
|
2019-01-29 13:44:39 +00:00 |
|
Stanislav Shwartsman
|
f8ec18acd5
|
fix decode/disasm of AVX512-VBMI2 VPSH*D* opcodes
|
2019-01-27 18:52:03 +00:00 |
|
Stanislav Shwartsman
|
0b18a42e4e
|
fixed decoding of AVX-512 opcodes
|
2019-01-27 17:35:21 +00:00 |
|
Stanislav Shwartsman
|
5cb4639891
|
fixed decoding of AVX-512 opcodes
|
2019-01-27 17:31:28 +00:00 |
|
Stanislav Shwartsman
|
6dc5cfe80b
|
fixed typo in opcode name
|
2019-01-24 20:10:46 +00:00 |
|
Stanislav Shwartsman
|
af75c2a81e
|
fixed comment in the opcode table for EVEX
|
2019-01-22 18:31:39 +00:00 |
|
Stanislav Shwartsman
|
9bc7faf493
|
dump all supported CPU fetures into Bochs log from CPUID object
|
2019-01-05 20:17:39 +00:00 |
|
Stanislav Shwartsman
|
264b797363
|
fixed compilation without VMX=2
|
2019-01-03 06:28:15 +00:00 |
|
Stanislav Shwartsman
|
098791bf95
|
report MONITOR/MWAITX for Ryzen configuration in CPUID
|
2018-12-01 12:15:57 +00:00 |
|
Stanislav Shwartsman
|
7a183ab520
|
fixed PDE4M reserved bits checking if physical address wider than 40 bit
|
2018-11-22 11:51:33 +00:00 |
|
Stanislav Shwartsman
|
eff201773f
|
convert some defines to enums and const expressions
|
2018-11-17 12:45:44 +00:00 |
|
Stanislav Shwartsman
|
e387876145
|
Enable PML VMX feature in Skylake-X
|
2018-10-26 19:54:22 +00:00 |
|
Stanislav Shwartsman
|
2e192372c0
|
fixes for CNL CPUID
|
2018-10-26 19:46:56 +00:00 |
|
Stanislav Shwartsman
|
a9aa1040c1
|
add Intel Cannonlake CPU model to CPUDB featuring AVF512FMA52 and SHA instructions
|
2018-10-26 09:23:58 +00:00 |
|
Stanislav Shwartsman
|
cf41679b53
|
closing bug report: Missing TLB_flush on VMX_VMEXIT_EPT_VIOLATION
|
2018-08-30 20:18:27 +00:00 |
|
Stanislav Shwartsman
|
3995dc13aa
|
fixed compilation of CLZERO pn cpu-level<6
|
2018-08-26 18:11:10 +00:00 |
|
Stanislav Shwartsman
|
965bcc2606
|
support 64-bit in 'info tab' debugger command and also speed it up significantly
|
2018-08-14 08:09:09 +00:00 |
|
Stanislav Shwartsman
|
eebdb4d63a
|
avoid gcc 7.3 warning
|
2018-05-27 19:09:59 +00:00 |
|
Stanislav Shwartsman
|
a8413aa838
|
update comments base on latest AMD spec
|
2018-05-27 18:13:24 +00:00 |
|
Stanislav Shwartsman
|
fcd9ce1634
|
fix compilation without x86_64
|
2018-04-15 14:22:16 +00:00 |
|
Stanislav Shwartsman
|
d000e21001
|
added MOVDIRI opcode implementation
|
2018-04-06 05:06:36 +00:00 |
|
Stanislav Shwartsman
|
fd15b61d94
|
keep def of YMM/ZMM register even if AVX or EVEX are not compiled in and let reading/writing them to MEM
|
2018-04-04 19:31:56 +00:00 |
|
Stanislav Shwartsman
|
8c9f7f54b6
|
update CPUID definitions with recently published EAS-33 extensions document
|
2018-04-04 18:15:44 +00:00 |
|
Stanislav Shwartsman
|
0cd49ddae4
|
fixed compilation with EVEX disabled
|
2018-03-29 08:50:38 +00:00 |
|
Stanislav Shwartsman
|
773f1b7e42
|
cleanup return value of all instruction handlers
|
2018-02-16 07:57:32 +00:00 |
|
Stanislav Shwartsman
|
2bca4cc310
|
improve debug print for SPP access
|
2018-01-27 21:25:46 +00:00 |
|
Stanislav Shwartsman
|
afc2ee6bfd
|
Implemented SPP: EPT-Based Subpage Protection. Cleaned code duplication between FXSAVE/FXRSTORE and XSAVE/XRSTOR (save/restore of SSE code is the same)
|
2018-01-27 21:20:33 +00:00 |
|
Stanislav Shwartsman
|
a9ac81e092
|
convert defines to const and enum in paging.cc
|
2018-01-27 19:31:39 +00:00 |
|
Stanislav Shwartsman
|
769ed3ef88
|
fixed MOVBE instruction decoding
|
2018-01-23 19:53:34 +00:00 |
|
Stanislav Shwartsman
|
7d1a524ff0
|
fix indentation after tab2space
|
2018-01-11 08:47:02 +00:00 |
|
Stanislav Shwartsman
|
6d93ba14ec
|
tab2space
|
2018-01-11 08:45:00 +00:00 |
|
Stanislav Shwartsman
|
3c08cfedf2
|
fixed buffer overflow when printing instruction disasm for opcode bytes which cannot be decoded
|
2017-12-31 21:22:04 +00:00 |
|
Stanislav Shwartsman
|
6566cab8aa
|
fixed new disasm for avx2 opcodes
|
2017-12-30 18:45:21 +00:00 |
|
Stanislav Shwartsman
|
4c03fe3e2c
|
fixed disasm of vcvtps2ph/ph2ps opcodes
|
2017-12-28 19:59:42 +00:00 |
|
Stanislav Shwartsman
|
27a7925810
|
fix for MOV to CR3 in long mode with PCID enabled - patch by Kent Williams
|
2017-12-25 19:49:45 +00:00 |
|
Stanislav Shwartsman
|
ed8fa8ac61
|
fix compilation with no AVX enabled
|
2017-12-24 15:38:21 +00:00 |
|
Stanislav Shwartsman
|
ca034f0642
|
fixed disasm of sse insertps instruction
|
2017-12-21 18:18:10 +00:00 |
|
Stanislav Shwartsman
|
59c542fb06
|
fix disasm of FISTTP opcodes
|
2017-12-19 20:36:55 +00:00 |
|
Stanislav Shwartsman
|
4337a062e2
|
disasm memsize for gather opcodes
|
2017-12-19 19:51:55 +00:00 |
|
Stanislav Shwartsman
|
15187110ef
|
implement disasm of implicit memory reference for maskmovdqu/maskmovq opcodes. fix vmaskmovdqu disasm for legacy disasm as well
|
2017-12-19 19:45:30 +00:00 |
|
Stanislav Shwartsman
|
e086f7ba19
|
split INSERTPS opcode to reg and mem forms
|
2017-12-19 19:25:40 +00:00 |
|
Stanislav Shwartsman
|
ce3eafa535
|
disasm fix
|
2017-12-17 18:47:21 +00:00 |
|
Stanislav Shwartsman
|
79ec183ff6
|
fixup for MMX opcodes disasm
|
2017-12-17 17:21:02 +00:00 |
|