Bochs/bochs/cpu/logical32.cc

363 lines
8.6 KiB
C++
Raw Normal View History

/////////////////////////////////////////////////////////////////////////
// $Id: logical32.cc,v 1.39 2008-03-22 21:29:40 sshwarts Exp $
/////////////////////////////////////////////////////////////////////////
//
// Copyright (C) 2001 MandrakeSoft S.A.
//
// MandrakeSoft S.A.
// 43, rue d'Aboukir
// 75002 Paris - France
// http://www.linux-mandrake.com/
// http://www.mandrakesoft.com/
//
// This library is free software; you can redistribute it and/or
// modify it under the terms of the GNU Lesser General Public
// License as published by the Free Software Foundation; either
// version 2 of the License, or (at your option) any later version.
//
// This library is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
// Lesser General Public License for more details.
//
// You should have received a copy of the GNU Lesser General Public
// License along with this library; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
2007-11-17 21:08:46 +03:00
/////////////////////////////////////////////////////////////////////////
#define NEED_CPU_REG_SHORTCUTS 1
#include "bochs.h"
#include "cpu.h"
#define LOG_THIS BX_CPU_THIS_PTR
#if BX_SUPPORT_X86_64==0
// Make life easier for merging cpu64 and cpu32 code.
#define RAX EAX
#endif
void BX_CPP_AttrRegparmN(1) BX_CPU_C::XOR_EdGdM(bxInstruction_c *i)
{
2007-11-17 19:20:37 +03:00
Bit32u op1_32, op2_32;
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
op1_32 = read_RMW_virtual_dword(i->seg(), RMAddr(i));
op2_32 = BX_READ_32BIT_REG(i->nnn());
op1_32 ^= op2_32;
write_RMW_virtual_dword(op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::XOR_EdGdR(bxInstruction_c *i)
{
2007-11-17 19:20:37 +03:00
Bit32u op1_32, op2_32;
op1_32 = BX_READ_32BIT_REG(i->rm());
op2_32 = BX_READ_32BIT_REG(i->nnn());
op1_32 ^= op2_32;
BX_WRITE_32BIT_REGZ(i->rm(), op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::XOR_GdEdM(bxInstruction_c *i)
{
2007-10-22 03:35:11 +04:00
Bit32u op1_32, op2_32;
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
op1_32 = BX_READ_32BIT_REG(i->nnn());
op2_32 = read_virtual_dword(i->seg(), RMAddr(i));
2007-11-22 01:36:02 +03:00
op1_32 ^= op2_32;
BX_WRITE_32BIT_REGZ(i->nnn(), op1_32);
2007-11-22 01:36:02 +03:00
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::XOR_GdEdR(bxInstruction_c *i)
2007-11-22 01:36:02 +03:00
{
Bit32u op1_32, op2_32;
2007-11-22 01:36:02 +03:00
op1_32 = BX_READ_32BIT_REG(i->nnn());
op2_32 = BX_READ_32BIT_REG(i->rm());
op1_32 ^= op2_32;
BX_WRITE_32BIT_REGZ(i->nnn(), op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::XOR_EAXId(bxInstruction_c *i)
{
2007-11-17 21:08:46 +03:00
Bit32u op1_32;
op1_32 = EAX;
2007-11-17 21:08:46 +03:00
op1_32 ^= i->Id();
2007-10-22 03:35:11 +04:00
RAX = op1_32;
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::XOR_EdIdM(bxInstruction_c *i)
{
2007-11-16 20:45:58 +03:00
Bit32u op1_32;
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
op1_32 = read_RMW_virtual_dword(i->seg(), RMAddr(i));
2007-11-16 20:45:58 +03:00
op1_32 ^= i->Id();
write_RMW_virtual_dword(op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
2007-11-16 20:45:58 +03:00
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::XOR_EdIdR(bxInstruction_c *i)
2007-11-16 20:45:58 +03:00
{
Bit32u op1_32 = BX_READ_32BIT_REG(i->rm());
op1_32 ^= i->Id();
BX_WRITE_32BIT_REGZ(i->rm(), op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::OR_EdIdM(bxInstruction_c *i)
{
2007-11-16 20:45:58 +03:00
Bit32u op1_32;
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
op1_32 = read_RMW_virtual_dword(i->seg(), RMAddr(i));
2007-11-16 20:45:58 +03:00
op1_32 |= i->Id();
write_RMW_virtual_dword(op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
2007-11-16 20:45:58 +03:00
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::OR_EdIdR(bxInstruction_c *i)
2007-11-16 20:45:58 +03:00
{
Bit32u op1_32 = BX_READ_32BIT_REG(i->rm());
op1_32 |= i->Id();
BX_WRITE_32BIT_REGZ(i->rm(), op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::NOT_EdM(bxInstruction_c *i)
{
2007-10-22 03:35:11 +04:00
Bit32u op1_32;
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
op1_32 = read_RMW_virtual_dword(i->seg(), RMAddr(i));
2007-11-17 19:20:37 +03:00
op1_32 = ~op1_32;
write_RMW_virtual_dword(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::NOT_EdR(bxInstruction_c *i)
2007-11-17 19:20:37 +03:00
{
Bit32u op1_32 = BX_READ_32BIT_REG(i->rm());
op1_32 = ~op1_32;
BX_WRITE_32BIT_REGZ(i->rm(), op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::OR_EdGdM(bxInstruction_c *i)
{
2007-11-17 19:20:37 +03:00
Bit32u op1_32, op2_32;
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
op1_32 = read_RMW_virtual_dword(i->seg(), RMAddr(i));
op2_32 = BX_READ_32BIT_REG(i->nnn());
op1_32 |= op2_32;
write_RMW_virtual_dword(op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::OR_EdGdR(bxInstruction_c *i)
{
2007-11-17 19:20:37 +03:00
Bit32u op1_32, op2_32;
op1_32 = BX_READ_32BIT_REG(i->rm());
op2_32 = BX_READ_32BIT_REG(i->nnn());
op1_32 |= op2_32;
BX_WRITE_32BIT_REGZ(i->rm(), op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::OR_GdEdM(bxInstruction_c *i)
{
2007-10-22 03:35:11 +04:00
Bit32u op1_32, op2_32;
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
op1_32 = BX_READ_32BIT_REG(i->nnn());
op2_32 = read_virtual_dword(i->seg(), RMAddr(i));
2007-11-22 01:36:02 +03:00
op1_32 |= op2_32;
BX_WRITE_32BIT_REGZ(i->nnn(), op1_32);
2007-11-22 01:36:02 +03:00
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::OR_GdEdR(bxInstruction_c *i)
2007-11-22 01:36:02 +03:00
{
Bit32u op1_32, op2_32;
2007-10-22 03:35:11 +04:00
2007-11-22 01:36:02 +03:00
op1_32 = BX_READ_32BIT_REG(i->nnn());
op2_32 = BX_READ_32BIT_REG(i->rm());
op1_32 |= op2_32;
2007-10-22 03:35:11 +04:00
BX_WRITE_32BIT_REGZ(i->nnn(), op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::OR_EAXId(bxInstruction_c *i)
{
2007-10-22 03:35:11 +04:00
Bit32u op1_32, op2_32;
op1_32 = EAX;
op2_32 = i->Id();
2007-10-22 03:35:11 +04:00
op1_32 |= op2_32;
RAX = op1_32;
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::AND_EdGdM(bxInstruction_c *i)
{
2007-11-17 19:20:37 +03:00
Bit32u op1_32, op2_32;
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
op1_32 = read_RMW_virtual_dword(i->seg(), RMAddr(i));
op2_32 = BX_READ_32BIT_REG(i->nnn());
op1_32 &= op2_32;
write_RMW_virtual_dword(op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::AND_EdGdR(bxInstruction_c *i)
{
2007-11-17 19:20:37 +03:00
Bit32u op1_32, op2_32;
op1_32 = BX_READ_32BIT_REG(i->rm());
op2_32 = BX_READ_32BIT_REG(i->nnn());
op1_32 &= op2_32;
BX_WRITE_32BIT_REGZ(i->rm(), op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::AND_GdEdM(bxInstruction_c *i)
{
2007-10-22 03:35:11 +04:00
Bit32u op1_32, op2_32;
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
op1_32 = BX_READ_32BIT_REG(i->nnn());
op2_32 = read_virtual_dword(i->seg(), RMAddr(i));
2007-11-22 01:36:02 +03:00
op1_32 &= op2_32;
BX_WRITE_32BIT_REGZ(i->nnn(), op1_32);
2007-11-22 01:36:02 +03:00
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::AND_GdEdR(bxInstruction_c *i)
2007-11-22 01:36:02 +03:00
{
Bit32u op1_32, op2_32;
2007-10-22 03:35:11 +04:00
2007-11-22 01:36:02 +03:00
op1_32 = BX_READ_32BIT_REG(i->nnn());
op2_32 = BX_READ_32BIT_REG(i->rm());
op1_32 &= op2_32;
2007-10-22 03:35:11 +04:00
BX_WRITE_32BIT_REGZ(i->nnn(), op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::AND_EAXId(bxInstruction_c *i)
{
2007-10-22 03:35:11 +04:00
Bit32u op1_32, op2_32;
op1_32 = EAX;
op2_32 = i->Id();
2007-10-22 03:35:11 +04:00
op1_32 &= op2_32;
RAX = op1_32;
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::AND_EdIdM(bxInstruction_c *i)
{
2007-11-16 20:45:58 +03:00
Bit32u op1_32;
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
op1_32 = read_RMW_virtual_dword(i->seg(), RMAddr(i));
2007-11-16 20:45:58 +03:00
op1_32 &= i->Id();
write_RMW_virtual_dword(op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
2007-11-16 20:45:58 +03:00
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::AND_EdIdR(bxInstruction_c *i)
2007-11-16 20:45:58 +03:00
{
Bit32u op1_32 = BX_READ_32BIT_REG(i->rm());
op1_32 &= i->Id();
BX_WRITE_32BIT_REGZ(i->rm(), op1_32);
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::TEST_EdGdM(bxInstruction_c *i)
{
2007-11-17 19:20:37 +03:00
Bit32u op1_32, op2_32;
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
op1_32 = read_virtual_dword(i->seg(), RMAddr(i));
op2_32 = BX_READ_32BIT_REG(i->nnn());
op1_32 &= op2_32;
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::TEST_EdGdR(bxInstruction_c *i)
{
2007-11-17 19:20:37 +03:00
Bit32u op1_32, op2_32;
op1_32 = BX_READ_32BIT_REG(i->rm());
op2_32 = BX_READ_32BIT_REG(i->nnn());
2007-10-22 03:35:11 +04:00
op1_32 &= op2_32;
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::TEST_EAXId(bxInstruction_c *i)
{
2007-11-17 19:20:37 +03:00
Bit32u op1_32, op2_32;
op1_32 = EAX;
op2_32 = i->Id();
2007-10-22 03:35:11 +04:00
op1_32 &= op2_32;
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}
void BX_CPP_AttrRegparmN(1) BX_CPU_C::TEST_EdIdM(bxInstruction_c *i)
{
BX_CPU_CALL_METHODR(i->ResolveModrm, (i));
Bit32u op1_32 = read_virtual_dword(i->seg(), RMAddr(i));
2007-11-17 19:20:37 +03:00
op1_32 &= i->Id();
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
2007-11-17 19:20:37 +03:00
}
2007-10-22 03:35:11 +04:00
void BX_CPP_AttrRegparmN(1) BX_CPU_C::TEST_EdIdR(bxInstruction_c *i)
2007-11-17 19:20:37 +03:00
{
Bit32u op1_32 = BX_READ_32BIT_REG(i->rm());
op1_32 &= i->Id();
SET_FLAGS_OSZAPC_LOGIC_32(op1_32);
}