Aren/NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
117,865 Commits 606 Branches 0 Tags 3.1 GiB
3e08e45a55
Commit Graph

55 Commits

Author SHA1 Message Date
mycroft
3e08e45a55 Fix GCC 3 barfage. 2003-09-24 11:57:44 +00:00
matt
6bf111a80e Fix GCC 3.3.1 nits. 2003-09-21 19:32:37 +00:00
mycroft
e5168f409e Use generic versions of rr_1, wr_1, sr_1 -- some PCMCIA cards use these. 2003-09-03 03:15:02 +00:00
mycroft
f13bd83ab3 Minor tweak for some macros elsewhere. 2003-09-03 03:12:28 +00:00
mycroft
1e2b27307d Add some register definitions. 2003-09-03 03:11:50 +00:00
bsh
de45322924 support EXTINT[4:23] as interrupt sources. They are cascaded to 
IRQ4 (EXTINT[4:7]) and 5 (EXTINT[8:23]). ssextio driver handles these interrupts.
 2003-08-29 12:57:50 +00:00
bsh
23b593ca51 + set vendor name as Samsung. 
+ delete debug printf() and use aprint_normal()
 2003-08-29 12:38:48 +00:00
bsh
7726d33fed + fix the definition of timer #4 observation register. This change fixed 
delay() bug.

+ match the names of timer registers to those in user's manual.
 2003-08-27 03:57:05 +00:00
bsh
13543d215c move some definitions of register block size from s3c24[10]0reg.h 
to s3c24x0reg.h when they are same for S3C2410 and 2400, and rename them as
S3C24X0_FOO_SIZE.
 2003-08-27 03:46:05 +00:00
agc
aad01611e7 Move UCB-licensed code from 4-clause to 3-clause licence. 
Patches provided by Joel Baker in PR 22364, verified by myself.
 2003-08-07 16:26:28 +00:00
bsh
f2de581410 forgot to add copyright. 2003-08-05 11:44:28 +00:00
bsh
3245163bdf support S3C2410's built-in USB host controller, which is OHCI 
compliant.
 2003-08-05 11:28:59 +00:00
bsh
0b5ec916cd add busdma tag to s3c2xx0_softc and attach arg. 
initialize busdma tag in s3c2410_attach()
 2003-08-05 11:26:54 +00:00
bsh
3bf70b2edf add s3c2xx0_busdma.c which is used to initialize bus dma tag. 2003-08-05 11:24:08 +00:00
bsh
3410ad1777 various bug fixes. Now SMDK2410 evboard boots up to single user mode 
using install ramdisk.
 2003-08-04 12:41:44 +00:00
bsh
50c0756fc2 bit polarity of interrupt mask registers don't match between s3c2800 
and s3c24[10]0.  define macro s3c2xx0_update_hw_mask() for it.
 2003-08-04 12:34:08 +00:00
bsh
950a49dffb initialize global_intr_mask. 2003-08-04 12:31:12 +00:00
bsh
1df8bfd121 Samsung's S3C2800 and S3C24[10]0 CPUs have same built-in UART block, 
but there are very small diffs in register definitions.  For that, add
new options SSCOM_S3C{2800,2410,2400} and include appropriate
s3c*reg.h.

SSCOM_S3C2410 is also needed for interrupt controller differences.
 2003-08-04 12:28:49 +00:00
bsh
b335250276 + fix TCON register bit definitions. Thank you Samsung for stupid 
register design.

+ add definitions for UART registers that are not compatible with
  S3C2800's.
 2003-08-04 12:19:38 +00:00
bsh
23ba082952 + cleanup attach message. 
+ use aprint_normal()
 2003-08-04 12:09:19 +00:00
bsh
d10f592c16 fix comments. 2003-08-04 10:24:15 +00:00
bsh
250a139bc5 change an arg of s3c2800_clk_freq() to match with s3c24x0_clk_freq(). 2003-08-01 00:41:42 +00:00
bsh
b80cc89773 tweak to share s3c2xx0_intr.c for S3C2800 and S3C2410. 
move init_interrupt_masks() from s3c2xx0_intr.c to s3c2800_intr.c, since
it doesn't work for S3C2410.
 2003-08-01 00:40:17 +00:00
bsh
d887fc052f delete an incorrecct comment 
delete unused definitions
 2003-08-01 00:30:21 +00:00
bsh
2393816ede add SSCOM_S3C2410 option. 2003-07-31 20:34:15 +00:00
bsh
86ab1d6591 the first cut of Samsung S3C2410 support. 
It is Samsung's another ARM920 based SoC.

XXX: not tested much yet.
 2003-07-31 19:49:41 +00:00
bsh
eb6fd47108 split sscomintr() to sscomtxintr() and sscomrxintr(). 2003-07-31 19:08:10 +00:00
bsh
675f6328c9 + enable nested interrupts. This change stopped silo overflow messages 
at 115200bps.

+ disable all hard interrupts by default.

+ rewrite s3c2xx0_(un)mask_interrupt() to make them faster.
 2003-07-30 18:25:50 +00:00
lukem
08716eae82 __KERNEL_RCSID() 2003-07-15 00:24:37 +00:00
fvdl
d5aece61d6 Back out the lwp/ktrace changes. They contained a lot of colateral damage, 
and need to be examined and discussed more.
 2003-06-29 22:28:00 +00:00
ichiro
904951f445 struct proc * -> struct lwp * 2003-06-29 11:10:35 +00:00
martin
d505b18964 Make sure to include opt_foo.h if a defflag option FOO is used. 2003-06-23 11:00:59 +00:00
bsh
7aeb49a6b4 don't map PCI device's I/O ports at address 0. 
This fixed a problem when 3com 3C905 is a only PCI card on SMDK2800.
 2003-06-18 10:56:35 +00:00
thorpej
452a8fdae2 Rename IPL_IMP -> IPL_VM. 2003-06-16 20:00:56 +00:00
fvdl
7dd7f8baa2 Handle 64bit DMA addresses on PCI for platforms that can (currently only 
enabled on amd64). Add a dmat64 field to various PCI attach structures,
and pass it down where needed. Implement a simple new function called
pci_dma64_available(pa) to test if 64bit DMA addresses may be used.
This returns 1 iff _PCI_HAVE_DMA64 is defined in <machine/pci_machdep.h>,
and there is more than 4G of memory.
 2003-06-15 23:08:53 +00:00
bsh
a6f754db03 + use system's real PCLK frequency for calculation, instead of a compile 
time constant.

+ make delay() more accurate.
 2003-05-13 08:07:39 +00:00
bsh
b4e06de16e use system's real PCLK frequency instead of a compile time constant for 
baudrate divisor setup.
 2003-05-13 06:29:53 +00:00
bsh
2b33d23a8c + fix a bug to think FIFO full as FIFO empty. 
+ on rx buffer overflow case, disable error interrupt as wel as rx
  interrupt.

+ FIFO is always enabled.
 2003-05-13 06:26:57 +00:00
bsh
51712a0aa1 white space nit. 2003-05-13 06:12:45 +00:00
bsh
3675ae2669 + use SWRCON register for software reset. 
+ add s3c2800_clock_freq(): calculate [FHP]CLK from values in PLL
  control registers and S3C2XX0_XTAL_CLK.
 2003-05-13 05:15:08 +00:00
bsh
ca05494daf add an option to set external X'tal frequency. 2003-05-13 05:10:55 +00:00
bsh
ab094d4717 add fields to hold FCLK, HCLK, and PCLK frequency. 2003-05-13 05:06:39 +00:00
bsh
ac7984d2fd add an arg to s3c2800_intr_establish() for interrupt type. 2003-05-12 07:49:10 +00:00
bsh
a99b5e08a5 + add an arg to s3c2800_intr_establish() for interrupt type: 
IST_EDGE_{FALLING,RISING,BOTH}, or IST_LEVEL_{LOW,HIGH}. This
  argument is valid only for GPIO interrupts (IRQ0..7).

+ Don't clear interrupt pending bits for IIC in interrupt handler.
  Since clearing these bits starts next IIC transmission immediately,
  IIC driver should handle these.
 2003-05-12 07:48:37 +00:00
bsh
fda719999a add PLLCON register definitions. 2003-05-12 05:22:31 +00:00
bsh
2de6557e88 fix typo in an error message. reported by Jonathan Cline on port-arm. 2003-05-03 05:19:00 +00:00
bsh
00095bbed3 delete duplicated #include. reported by Jonathan Cline on port-arm. 2003-05-03 05:17:54 +00:00
thorpej
95281cabad Use PAGE_SIZE rather than NBPG. 2003-04-01 23:19:08 +00:00
he
b648593b37 Initialize the two new members of "struct consdev" to NULL, so that 
this file compiles again.
 2003-03-08 10:59:02 +00:00
bsh
cb28a62b84 Fix UFCON RX trigger level definitions. 2003-02-02 08:41:12 +00:00