Francisco Iglesias ebfdc49428 hw/misc/xlnx-versal-cfu: Introduce a model of Xilinx Versal CFU_FDRO
Introduce a model of Xilinx Versal's Configuration Frame Unit's data out
port (CFU_FDRO).

Signed-off-by: Francisco Iglesias <francisco.iglesias@amd.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 20230831165701.2016397-4-francisco.iglesias@amd.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2023-09-08 16:41:35 +01:00
..
2023-08-31 19:47:43 +02:00
2023-09-06 11:14:55 -04:00
2023-08-23 12:06:39 +02:00
2023-07-11 00:11:25 +02:00
2023-07-25 17:13:53 +03:00
2023-07-25 17:13:45 +03:00
2023-08-23 12:06:39 +02:00