Jamin Lin
11bea810f7
aspeed/soc: support ADC for AST2700
...
Add ADC model for AST2700 ADC support.
The ADC controller registers base address is start at
0x14C0_0000 and its address space is 0x1000.
The ADC controller interrupt is connected to
GICINT130_INTC group at bit 16. The GIC IRQ is 130.
Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
Reviewed-by: Cédric Le Goater <clg@redhat.com>
2024-07-21 07:46:38 +02:00
..
2024-03-25 09:57:56 +01:00
2024-07-21 07:46:38 +02:00
2024-02-27 13:47:05 +01:00
2024-07-21 07:46:38 +02:00
2024-07-21 07:46:38 +02:00
2024-07-21 07:46:38 +02:00
2024-04-30 16:05:08 +01:00
2024-07-01 12:48:55 +01:00
2024-06-30 19:51:44 +03:00
2024-02-27 13:01:42 +00:00
2024-02-27 13:01:42 +00:00
2024-05-28 14:20:48 +01:00
2024-02-26 18:40:09 +01:00
2024-03-11 16:42:57 +00:00
2024-02-26 18:39:58 +01:00
2024-05-30 13:21:06 +01:00
2024-03-11 16:42:57 +00:00
2024-06-16 21:08:54 +02:00
2024-05-28 14:20:48 +01:00
2024-03-11 16:42:57 +00:00
2024-03-11 16:42:57 +00:00
2024-04-25 10:21:06 +01:00
2024-04-02 10:13:48 +01:00
2024-02-27 13:01:42 +00:00
2024-02-26 18:39:58 +01:00
2024-06-21 16:24:46 +01:00
2024-07-18 13:49:30 +01:00
2024-07-18 13:49:30 +01:00
2024-07-18 13:49:30 +01:00
2024-03-11 16:42:57 +00:00
2024-04-25 10:21:06 +01:00
2024-07-11 11:41:34 +01:00
2024-03-11 16:42:57 +00:00
2024-07-18 13:49:30 +01:00
2024-02-26 18:39:58 +01:00
2024-02-26 18:39:58 +01:00
2024-07-03 18:14:06 -04:00
2024-07-02 06:58:37 +02:00
2024-06-09 20:16:14 +02:00
2024-07-01 15:40:54 +01:00
2024-03-19 11:58:15 +01:00
2024-03-11 16:42:57 +00:00