Purdea Andrei e50a4d0e25 Ticket# 4215: support syntax highlighting for Verilog/SystemVerilog header files.
Signed-off-by: Andrew Borodin <aborodin@vmail.ru>
2021-03-13 08:12:43 +03:00
..
2013-07-23 14:15:24 +04:00
2014-09-02 15:32:36 +04:00
2016-03-16 09:36:26 +03:00
2016-01-01 17:44:26 +04:00
2020-12-24 16:34:43 +03:00
2016-01-07 09:04:35 +03:00
2011-07-12 11:45:41 +03:00
2020-12-24 16:34:43 +03:00