.. |
avx
|
implemented recently announced AVX-512 extension VPOPCNT
|
2016-12-17 13:47:45 +00:00 |
cpudb
|
cleanup of warning messages from cpuid code
|
2017-03-26 20:12:14 +00:00 |
decoder
|
fixes for debugger and disasm
|
2017-05-10 18:31:59 +00:00 |
fpu
|
update (c) for fpu files
|
2017-05-05 21:09:27 +00:00 |
3dnow.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
access2.cc
|
fixed permission checks performed by CLFLUSH/CLFLUSHOPT/MONITOR* instructions
|
2017-03-28 18:52:53 +00:00 |
access.cc
|
fixed permission checks performed by CLFLUSH/CLFLUSHOPT/MONITOR* instructions
|
2017-03-28 18:52:53 +00:00 |
access.h
|
fixed permission checks performed by CLFLUSH/CLFLUSHOPT/MONITOR* instructions
|
2017-03-28 18:52:53 +00:00 |
aes.cc
|
|
|
apic.cc
|
Implemented MONITORX/MWAITX instructions (AMD), enabled in Ryzen CPU model
|
2017-03-26 19:14:15 +00:00 |
apic.h
|
Implemented MONITORX/MWAITX instructions (AMD), enabled in Ryzen CPU model
|
2017-03-26 19:14:15 +00:00 |
arith8.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
arith16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
arith32.cc
|
added more debug info for TLB through param tree, update year in the (c)
|
2017-03-31 07:34:08 +00:00 |
arith64.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
bcd.cc
|
|
|
bit16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
bit32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
bit64.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
bit.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
bmi32.cc
|
|
|
bmi64.cc
|
|
|
call_far.cc
|
stop flooding log by messages which not necesary indicate guest code error
|
2015-09-28 18:45:26 +00:00 |
cpu.cc
|
remove unused param from serveIcacheMiss
|
2016-02-22 19:57:24 +00:00 |
cpu.h
|
implement FOPCODE and FDP deprecation CPU features
|
2017-05-05 20:56:13 +00:00 |
cpuid.cc
|
some comments about more CPUID leaf 80000008.EBX by Ryzen
|
2017-03-28 19:11:42 +00:00 |
cpuid.h
|
cleanup of warning messages from cpuid code
|
2017-03-26 20:12:14 +00:00 |
cpustats.h
|
added few tlb specific cpustat counters
|
2015-09-28 19:09:32 +00:00 |
crc32.cc
|
|
|
crregs.cc
|
fixe compilation on cpu model missing cr4
|
2016-05-02 17:33:06 +00:00 |
crregs.h
|
finally figured out what TCE means in AMD CPUID - and it has EFER.TCE bit related to it
|
2017-03-15 22:48:27 +00:00 |
ctrl_xfer16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
ctrl_xfer32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
ctrl_xfer64.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
ctrl_xfer_pro.cc
|
Major rewrite of memory access methods to avoid massive code duplication and enable inlining of memory access methods
|
2015-01-25 20:55:10 +00:00 |
data_xfer8.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
data_xfer16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
data_xfer32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
data_xfer64.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
debugstuff.cc
|
|
|
descriptor.h
|
Major rewrite of memory access methods to avoid massive code duplication and enable inlining of memory access methods
|
2015-01-25 20:55:10 +00:00 |
event.cc
|
|
|
exception.cc
|
convert some defines to enums and consts
|
2017-03-18 21:25:06 +00:00 |
flag_ctrl_pro.cc
|
bugfix for VMX_VM_EXEC_CTRL1_EXTERNAL_INTERRUPT_VMEXIT control handling
|
2014-07-08 19:15:54 +00:00 |
flag_ctrl.cc
|
|
|
fpu_emu.cc
|
|
|
generic_cpuid.cc
|
fixed bogus error message
|
2017-04-11 18:35:17 +00:00 |
generic_cpuid.h
|
experimental implementation of protection keys paging extension published in SDM rev054. to enable configure with --enable-protection-keys
|
2016-03-02 20:44:42 +00:00 |
i387.h
|
step 1 of rewrite Bochs decoder: legacy decoder tables done. TODO: avx/evex decoder tables, merge decoder and disasm together
|
2017-01-10 20:15:17 +00:00 |
icache.cc
|
extracted fetchdecode into separated folder under cpu and also out of BX_CPU_C class into stand-alone module. Next step: wrap it up nicely and define clear interace to CPU model to minimize dependencies. Ideally I need fetchdecode to not include CPU at all
|
2016-06-12 21:23:48 +00:00 |
icache.h
|
convert magic defines into static const variables
|
2017-05-03 18:20:13 +00:00 |
init.cc
|
added more debug info for TLB through param tree, update year in the (c)
|
2017-03-31 07:34:08 +00:00 |
io.cc
|
use segment rok4g and wok4g in the fast string optimizations for correctness
|
2015-09-28 18:37:35 +00:00 |
iret.cc
|
remove redundant memory access from IRET
|
2017-04-01 05:49:01 +00:00 |
jmp_far.cc
|
|
|
lazy_flags.h
|
Fixed compilation error.
|
2017-03-19 07:26:56 +00:00 |
load.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
logical8.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
logical16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
logical32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
logical64.cc
|
x86-64: Fixed bug in OR_EqGqM handler used with FS or GS segment
|
2015-07-26 19:20:21 +00:00 |
Makefile.in
|
The 'del' command doesn't like forward slashes, so the MSVC nmake 'clean'
|
2017-03-26 15:55:57 +00:00 |
mmx.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
msr.cc
|
implemented xsaves/xrstors extensions (supported by Intel Skylake core and AMD Ryzen)
|
2017-03-15 21:44:15 +00:00 |
mult8.cc
|
|
|
mult16.cc
|
|
|
mult32.cc
|
|
|
mult64.cc
|
|
|
paging.cc
|
added missing EPT misconfig condition check
|
2016-12-10 05:06:59 +00:00 |
proc_ctrl.cc
|
fixed compilation err for CPU_LEVEL=5
|
2017-04-13 05:33:29 +00:00 |
protect_ctrl.cc
|
fixed compilation with cpu-level < 5
|
2016-04-21 15:39:49 +00:00 |
rdrand.cc
|
some lazy flags handling optimizations
|
2014-10-22 17:49:12 +00:00 |
ret_far.cc
|
|
|
scalar_arith.h
|
update popcnt functions to faster versions
|
2016-02-21 18:39:10 +00:00 |
segment_ctrl_pro.cc
|
Major rewrite of memory access methods to avoid massive code duplication and enable inlining of memory access methods
|
2015-01-25 20:55:10 +00:00 |
segment_ctrl.cc
|
more correct fix for load segment register instruction
|
2016-07-05 19:37:37 +00:00 |
sha.cc
|
|
|
shift8.cc
|
added more debug info for TLB through param tree, update year in the (c)
|
2017-03-31 07:34:08 +00:00 |
shift16.cc
|
added more debug info for TLB through param tree, update year in the (c)
|
2017-03-31 07:34:08 +00:00 |
shift32.cc
|
added more debug info for TLB through param tree, update year in the (c)
|
2017-03-31 07:34:08 +00:00 |
shift64.cc
|
added more debug info for TLB through param tree, update year in the (c)
|
2017-03-31 07:34:08 +00:00 |
simd_compare.h
|
Implement AVX512BW and AVX512DQ extensions published in recently published Intel Archtecture Extensions manual rev20.
|
2014-07-18 11:14:25 +00:00 |
simd_int.h
|
added more debug info for TLB through param tree, update year in the (c)
|
2017-03-31 07:34:08 +00:00 |
simd_pfp.h
|
|
|
smm.cc
|
fixed smm restore of segment register's selector
|
2015-09-30 18:55:21 +00:00 |
smm.h
|
|
|
soft_int.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
sse_move.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
sse_pfp.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
sse_rcp.cc
|
|
|
sse_string.cc
|
Implement AVX512BW and AVX512DQ extensions published in recently published Intel Archtecture Extensions manual rev20.
|
2014-07-18 11:14:25 +00:00 |
sse.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
stack16.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
stack32.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
stack64.cc
|
re-style old resolve macros after resolve function inlining
|
2015-05-16 21:06:59 +00:00 |
stack.cc
|
experimental implementation of protection keys paging extension published in SDM rev054. to enable configure with --enable-protection-keys
|
2016-03-02 20:44:42 +00:00 |
stack.h
|
|
|
string.cc
|
use segment rok4g and wok4g in the fast string optimizations for correctness
|
2015-09-28 18:37:35 +00:00 |
svm.cc
|
clean wrongly committed line
|
2015-09-30 18:45:01 +00:00 |
svm.h
|
#define to enum or inline function convertion
|
2015-10-09 19:33:36 +00:00 |
tasking.cc
|
more cases applicable for BX_TLB_ENTRY_OF
|
2015-09-22 20:10:22 +00:00 |
tlb.h
|
update (c) for tlb.h
|
2017-03-31 07:34:44 +00:00 |
todo
|
update TODO
|
2015-06-29 19:57:04 +00:00 |
vapic.cc
|
small optimization and elimination of several defines from cpu.h - replace by inline functions and const variables
|
2015-07-13 20:24:14 +00:00 |
vm8086.cc
|
|
|
vmcs.cc
|
implemented xsaves/xrstors extensions (supported by Intel Skylake core and AMD Ryzen)
|
2017-03-15 21:44:15 +00:00 |
vmexit.cc
|
fix vmexit qualification for some instructions after previous code reorg and inlining of resolve_modrm methods
|
2015-05-16 21:25:43 +00:00 |
vmfunc.cc
|
|
|
vmx.cc
|
add xss exiting bitmap to save/restore
|
2017-03-16 20:23:49 +00:00 |
vmx.h
|
fix msvc warnings
|
2017-03-17 17:35:15 +00:00 |
xmm.h
|
add proper alignment of XMM/YMM/ZMM registers within CPU class
|
2014-06-25 19:12:14 +00:00 |
xsave.cc
|
fixed compilation err with x86-64 disabled
|
2017-03-16 20:13:42 +00:00 |