bouyer
f30ddf1a29
Fix typo in comment. From Alexander Yurchenko <grange@rt.mipt.ru>
2002-09-15 20:27:09 +00:00
bouyer
9ca1f94f72
Support Ultra/133 on promise controllers that can do it.
2002-08-25 17:26:58 +00:00
bouyer
a9d165fd6a
Correct setup for Ultra133 capable VIA chipsets, From Matthias Drochner
...
on current-users, with cross-check and some improvement from linux-2.4.19
and FreeBSD-current.
Also don't set the APO_UDMA_CLK66 bit for Ultra/100 capable chipset, and
support Ultra/133 for the VT8233A.
2002-08-25 17:25:33 +00:00
bouyer
0d17a940f8
Add support for HPT372. From sdegler@kashmir.degler.net in kern/17908,
...
with some improvement from me, and from FreeBSD.
2002-08-23 16:24:54 +00:00
bouyer
1a7bae9619
Add support for Promise Ultra133TX2 and Ultra133TX2v2, from FreeBSD and
...
stephen@degler.net in kern/17509.
2002-08-23 16:02:32 +00:00
toshii
16a190bb23
Use UDMA/100 on SiS745 chipset.
2002-08-10 16:33:23 +00:00
bouyer
2362df5330
Add support for the 82801DB ICH4 IDE controller, from kern/17757 by
...
Andreas Wrede <andreas@planix.com>
2002-07-30 21:01:57 +00:00
wiz
645df36eff
Spell '[Rr]ight' correctly. From Jim Bernard.
2002-07-26 14:11:34 +00:00
onoe
46243dd61d
Add support of Silicon Image 0680 Ultra ATA/133 ATA Controller.
...
It's ugly that all register values are written in numeric, but I can't
find any definition of the registers to be written in literal.
2002-07-26 10:23:30 +00:00
bouyer
8e745944fe
Ops, this had already been commited by cjs.
...
Still, call the controller ATA133, even though we use it at ATA100 for now ...
2002-07-22 20:56:57 +00:00
bouyer
5f47fb4861
Add VIA VT8233A support (at Ultra/100 until someone can test 133 for me).
...
From Ryo HAYASAKA, PR kern/17206.
2002-07-22 20:51:02 +00:00
cjs
a8056945a4
Recognise the VT8233A ATA100 controller and use Ultra-DMA mode 5 with it.
2002-06-10 08:41:11 +00:00
taca
3fff4029d4
Add support for VIA Technologies's VT8231 IDE Controller to ATA/100.
2002-06-09 16:52:26 +00:00
bouyer
8305da0e8f
Ops, use the proper setup_channel() function for promise adapters.
...
Using pdc202xx_setup_channel() for PDC20268 and newer is wrong, and will
cause trap trying to read from a non-existent register on some arches
(e.g. macppc).
pointed out by Makoto Fujiwara on port-macppc.
2002-06-08 17:54:59 +00:00
fvdl
96858fc8b7
AMD 8111 DMA support.
2002-06-04 08:58:20 +00:00
bouyer
10813a14bc
Remove the "set south-bridge's enable bit" code. It doens't seems to make
...
any difference for rev 0xc3 controllers, and hang on 0xc4 controllers.
Fixes kern/16954
2002-06-01 18:07:42 +00:00
bouyer
953ad0720e
Add support for HPT374. Submited by Matthew Rezny in kern/16897, with
...
minor adjustements by me.
2002-05-19 17:40:46 +00:00
aymeric
e4f7fab661
OPTi changes:
...
o keep WDC_CAPABILITY_DATA32 regardless of the version of the chip.
o correct typo to disable DMA correctly
2002-04-24 13:49:34 +00:00
bouyer
cd3578d7ef
More copyright fixes, pointed out by Thomas. Thanks !
2002-04-23 20:41:13 +00:00
bouyer
fda8de6495
bus_space_unmap() ctl_baseioh instead of ctl_ioh for the native case.
...
Pointed out by enami, and should fix kern/16307.
2002-04-14 16:55:08 +00:00
mycroft
3b38c02e34
Add support for the ServerWorks OSB4 and CSB5 chipsets.
...
Note: The code is written a little more cruftily than it should be. It's also
only tested on the OSB4. I'm not sure it even makes sense to have support for
`native' mode, but I put it in just in case.
2002-04-12 18:02:04 +00:00
thorpej
f92912592f
Reenable DMA on the Symphony/Winbond chips. The lossage I saw was
...
due to a broken pmap_extract() on ARM.
2002-04-05 22:16:28 +00:00
thorpej
d69bb1b3d9
Hm, Symphony/Winbond support doens't seem to work quite right
...
yet; disable it for now.
2002-04-04 23:47:39 +00:00
thorpej
5eb4257b8e
Add bus master DMA support for the Symphony Labs 82C105 PCI IDE
...
controller. This part is also found in the Winbond 83C553 Southbrige.
2002-04-03 17:02:21 +00:00
bouyer
21ac4c9d76
Add support for the AMD768. Tested by Murray Armfield <murray@river-styx.org>.
2002-03-24 16:58:12 +00:00
bouyer
8b9a58198e
Support Ultra/100 on Intel 830M. From ks@ub.uni-mainz.de on -current-users.
2002-01-29 21:13:17 +00:00
bouyer
6d7c6c755b
In hpt_pci_intr(): There is interrupt pending once IDEDMA_CTL_ACT is
...
turned off. It seems that IDEDMA_CTL_INTR is asserted before DMA transfer
is complete, leading to race condition in case of interrupt sharing.
Discovered reading the FreeBSD code.
2002-01-28 15:30:29 +00:00
augustss
0694a51a97
Add 82201CA to the chip table.
2002-01-14 01:35:39 +00:00
bouyer
2e06a41ea8
Fix typo in comment. Reported by Alexander Yurchenko in private mail.
2002-01-08 11:47:27 +00:00
bouyer
5938b2bd62
Ops, a Ultra100>=TX2 is always in native mode !
2001-12-18 16:40:51 +00:00
bouyer
787b934e1e
The CMD0649 has 2 truly independant channel. tested by and patch from
...
Love <lha@stacken.kth.se>.
I suspect this is true for the 648 too; if someone with a 648 and one device
on each channel could test that all works with one_channel = 1, it would
be great !
2001-12-18 16:32:54 +00:00
bouyer
a9f41fe33b
dd support for the Promise Ultra100TX2, Promise Ultra100TX2v2 and Ultra133
...
IDE controllers. In part from OpenBSD via ragge, in part from FreeBSD.
2001-12-16 23:35:52 +00:00
bouyer
71e063c830
pdc202xx_setup_channel: remove a duplicate line.
2001-12-13 20:57:22 +00:00
wiz
55e6492076
Explicitly write explicitly without a second e.
2001-11-21 17:33:26 +00:00
bouyer
1952efa437
Support Ultra/100 on CMD 0649.
2001-11-15 20:48:17 +00:00
lukem
9048aaae21
add RCSID
2001-11-13 07:48:40 +00:00
augustss
53adfd4111
Add Via KT266 as an ATA100 controller.
2001-10-26 10:38:12 +00:00
thorpej
5f6fd54ec7
Add a config flag (0x02) that can force DMA to be *disabled* on
...
chipsets for which it would otherwise be enabled by default.
2001-10-21 18:55:14 +00:00
tron
b7ca23147b
Add UDMA/100 support for SiS chipsets 645, 650 and 730.
2001-10-16 08:22:50 +00:00
tron
1e022c27b4
Use UDMA/100 on SiS 735 chipset.
2001-10-14 11:21:10 +00:00
bouyer
92aaf348cf
Ali M5229 IDE controllers: tweak the rigth 0x79 register (the one from the
...
pci/isa bridge, not the one from the IDE controller).
2001-09-24 20:03:47 +00:00
tsutsui
b6e4b26d3b
Check 80 pins cable in acard_setup_channel() for Acard ATP860.
2001-08-23 10:02:25 +00:00
tsutsui
38016b0ba8
Fix some typos in newer ALi M5229 support. Approved by bouyer.
2001-08-03 01:31:08 +00:00
tsutsui
2c44aa6dfd
Remove unused pciide_print() declaration. From OpenBSD.
2001-08-01 16:29:21 +00:00
tsutsui
690c5b1ae3
Enable the Acard UIDE controllers by default.
...
My WDC MDMA-only (non-UDMA) drives did not work on the Acard controllers,
but it turns out that the problem was not Acard specific.
These WDC drives do not work on the ESS ISAPnP wdc port nor on
macppc obio wdc port neither, and another Quantum MDMA-only drive
works fine on the Acard.
These WDC drives work fine on my i386 pciide (which is initialized
by the BIOS), so maybe we have to do something in MI wdc to initialize
such drives properly...
2001-07-28 12:07:11 +00:00
bouyer
8e2205572d
Better support for newer ALI M5229 chipsets: support Ultra/66 for rev >= 0xC2,
...
Ultra/100 for revs >= 0xC4.
The the generic PCIIDE interupt routine for chipsets rev >= 0xC2 in native
mode, it seems that newer chipsets don't have the ACER_CHIDS register :(
From Linux and FreeBSD.
2001-07-26 20:02:21 +00:00
bouyer
ecbce129cb
Handle HPT-370A controllers, from skanto@sjk-software.fi (kern/13540) but
...
with some differences to the original patch: don't assume all controllers with
rev >= HPT370_REV are HPT370, and explicitely print if we have a chip with a
rev the driver does't know.
2001-07-23 14:55:26 +00:00
thorpej
44e529fecc
Use BUS_DMA_READ and BUS_DMA_WRITE in some obvious places.
2001-07-19 16:36:14 +00:00
bouyer
1c51ff8336
Better fix for rev 1.94 (disable UDMA for SiS controllers with rev 0xd0):
...
Different chipsets have the same vendor/device/rev ID for the IDE controller,
but only one of them is buggy. So check dev/rev ID of the function 0
(pchb on the buggy one) of the same device to detect the buggy controller.
2001-07-04 16:26:17 +00:00
scw
e13606c37b
Workaround for buggy OPTi pciide chipset revisions, as reported
...
in PR/11644.
2001-06-13 09:55:25 +00:00