grant
3273a7757a
add X note comment for INSECURE option.
...
addresses port-i386/17853 from hclsmith@yahoo.ca .
2002-08-06 12:09:42 +00:00
shin
b0d22e8404
fix CPU_ROOT_DEVICE implementation.
2002-08-06 06:54:36 +00:00
shin
d4552e01aa
compilation fix.
2002-08-06 06:52:49 +00:00
chs
d3c3fef89b
add code from tsubai to handle the second CPU on openpic machines.
...
the second CPU on dual G4 boxes works now.
while I'm here, use mfmsr() and mtmsr() instead of inline asms.
2002-08-06 06:26:19 +00:00
chs
f7fb853264
be sure to re-enable interrupts before calling trap() a second time
...
due to an AST. the rule is that we must always have interrupts
enabled when acquiring kernel_lock, so that we can process blocking IPIs
from another CPU which is already holding kernel_lock.
reduce differences between the MP and non-MP versions of this file.
2002-08-06 06:21:58 +00:00
chs
f73abf90fb
on MP systems, if the firmware didn't configure the L2 cache
...
on the non-boot CPUs, copy the L2CR configuration from the boot CPU.
also, fix the code that configures the L2 cache so that it works at all.
while I'm here, use mfspr() and mtspr() instead of inline asms.
2002-08-06 06:20:08 +00:00
chs
2928d8ba05
actually we shouldn't hold kernel_lock while calling postsig().
2002-08-06 06:18:24 +00:00
chs
0924752f24
add the MSSCR0 register and some more L2CR fields.
2002-08-06 06:17:50 +00:00
chs
461184c6b6
fix the calculation of the address of the IPI dispatch register.
2002-08-06 06:16:42 +00:00
chs
ef0d8145a7
avoid races in mp_save_{fpu,vec}_proc() where the other CPU
...
dumps the state out from under us.
2002-08-06 06:16:04 +00:00
chs
301f1ebf31
move more inlines to cpu.h: mftb(), mftbl() and mfpvr().
...
(the mftb() in pmap.c only wanted the lower 32 bits, so that's now mftbl()).
2002-08-06 06:14:33 +00:00
bjh21
a69295fb3b
Enable csc(4), since it's reported as working.
2002-08-05 23:30:44 +00:00
bjh21
ed8346a525
Rather than forcing on XS_POLL in SCSI transfers ourselves, set
...
SCSIPI_ADAPT_POLL_ONLY to tell the MI scsipi layer to do it for us. This,
plus G/Cing some debugging code, removes the card-specific scsi_request
wrappers.
2002-08-05 23:30:04 +00:00
fredette
16cf89e5a5
Made changes in where/how the kernel is linked, and how the pmap
...
maps it with BTLB entries, to minimize the number of BTLB entries
needed.
Because the CPU type was often guessed incorrectly, the mapping of
HP board number to system name now includes information about the
expected CPU type.
2002-08-05 20:58:35 +00:00
fredette
190541e99d
Poll the PDC console less frequently.
2002-08-05 20:38:35 +00:00
fredette
3295720e1a
Don't use ldcw, since netisr might not be 16-byte aligned.
...
Instead, disable interrupts and do a load and a store.
2002-08-05 20:23:56 +00:00
shin
a59d490375
* add CPU_MIPS_NO_LLSC to Toshiba TX3912, TX3922, TX3927.
...
* fix mips_has_llsc calculation logic.
2002-08-05 13:02:40 +00:00
shin
2f33f11745
++CPU_MAXID for CPU_LLSC.
2002-08-05 13:00:47 +00:00
enami
a55bfb4d51
A cosmetic change.
2002-08-05 02:56:58 +00:00
enami
1aaddc3669
- Care about carry bit when adding short value to force 4 byte boundary.
...
It may contain any 32 bit value there.
- Use correct instruction to clear carry bit.
- Don't use series of load with update instruction. It's slower.
2002-08-05 02:55:39 +00:00
simonb
f068458085
The TX79 core in the R5900 doesn't support LL/SC.
...
XXX: Others in this table will need to be updated.
2002-08-05 02:18:43 +00:00
simonb
fef76c7e26
Use a __HAVE_BOOTINFO_H define to check for bootinfo support instead of
...
speading port names in arch-dependant code.
2002-08-05 02:13:14 +00:00
simonb
bf71dff7b9
Convert to use merged mips cpu_sysctl().
2002-08-05 01:33:36 +00:00
itojun
dc8b2582ca
backout previous
2002-08-05 01:16:59 +00:00
simonb
d67404d97e
Fix tyop.
2002-08-05 01:15:22 +00:00
itojun
08a994ac23
soekris device use 19200bps on boot, it seems
2002-08-05 01:14:58 +00:00
thorpej
22e32aa941
#if 0 the stray interrupt messages -- we tend to get them "a lot"
...
during normal activity on some IOP310-based designs.
2002-08-04 17:52:46 +00:00
uwe
5b89d2589b
In DIAGNOSTIC kernels detect situation that on sun4m neither hardware
...
nor software interrupt pending bit is set for the current ipl. Report
this as a "bogus" interrupt (better name anyone?). This is a symptom
of a bug in interrupt handling in one of device drivers interrupting
at this ipl. Reviewed by pk.
2002-08-04 14:57:34 +00:00
simonb
6fbeccd902
Make this compile for the non-sbmips case.
2002-08-04 14:42:56 +00:00
isaki
2997fb2d61
Fix printf format in DIAGNOSTIC.
2002-08-04 13:08:29 +00:00
gmcgarry
460c8c3adc
mipsco and sgimips also implement bootinfo, but didn't provide
...
the CPU_BOOTED_KERNEL sysctl variable.
2002-08-04 03:16:19 +00:00
gmcgarry
7470337484
Move LLSC feature test for mips1 to cputab[].
2002-08-04 02:27:51 +00:00
thorpej
0aa15bdf33
Add support for "xor5", "xor6", "xor7", and "xor8".
2002-08-04 02:26:18 +00:00
gmcgarry
617f58fb55
Add sysctl variable to represent native CPU support for LL/SC instructions.
2002-08-04 01:47:15 +00:00
gmcgarry
886e32d355
mips1 doesn't have native LL/SC instructions.
2002-08-04 01:43:03 +00:00
gmcgarry
3647e0d293
Merge cpu_sysctl() for all mips ports, based on powerpc and m68k precedent.
...
For now, only pmax implements CPU_BOOTED_KERNEL. Need to revisit.
2002-08-04 01:41:23 +00:00
gmcgarry
e0590ef08b
Boot loader is now case sensitive. Fixes PR-17711.
2002-08-04 00:44:58 +00:00
thorpej
3b50c1710c
* Define the 8-input, 16-input, and 32-input descriptors.
...
* Adjust descriptor sync'ing to work with the additional descriptor
formats.
2002-08-03 21:58:55 +00:00
thorpej
a39c3378b6
Restructure the iopaau_function slightly to provide greater
...
flexibility when using different descriptor formats.
2002-08-03 21:31:16 +00:00
itojun
b41a39617e
comment things out for smaller footprint
2002-08-03 15:52:20 +00:00
simonb
7cfa7d3ce0
Sprinkle a small amount of KNF.
2002-08-03 13:12:44 +00:00
isaki
2450cd0acc
Fix compile warnings in debug code.
2002-08-03 06:38:41 +00:00
itojun
8dd04cdcd7
correct range check, have overflow check, fix type mismatches,
...
for cmap args and some other calls. from openbsd
2002-08-03 00:12:48 +00:00
soren
8e607cdca8
G/c vestiges of old sun3-specific SYMTAB_SPACE support.
2002-08-02 18:19:58 +00:00
thorpej
c070073d8e
Add support for xor2, xor3, and xor4. Fix inverted direction
...
indications in some bus_dma operations.
2002-08-02 06:52:16 +00:00
ichiro
2543e04449
chenge comment for wi(4)
...
- add vender Intersil
2002-08-02 05:26:44 +00:00
chs
810cde53cc
use a completely separate trap handler for syscall traps.
...
this reduces syscall overhead by 10% to 20% depending on cpu type.
2002-08-02 03:46:42 +00:00
thorpej
58983a92ba
Let the "zero" and "fill8" functions share a bunch of code.
2002-08-02 02:08:11 +00:00
thorpej
f7328ddbe7
Add dmoverio.
2002-08-02 00:50:25 +00:00
thorpej
6f79106887
Add dmoverio.
2002-08-02 00:45:37 +00:00