566 lines
17 KiB
C
566 lines
17 KiB
C
/*
|
|
* Sparc CPU init helpers
|
|
*
|
|
* Copyright (c) 2003-2005 Fabrice Bellard
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "cpu.h"
|
|
#include "exec/exec-all.h"
|
|
|
|
static void sparc_cpu_reset(CPUState *dev)
|
|
{
|
|
CPUState *s = CPU(dev);
|
|
SPARCCPU *cpu = SPARC_CPU(s);
|
|
SPARCCPUClass *scc = SPARC_CPU_GET_CLASS(cpu);
|
|
CPUSPARCState *env = &cpu->env;
|
|
|
|
scc->parent_reset(dev);
|
|
|
|
memset(env, 0, offsetof(CPUSPARCState, end_reset_fields));
|
|
env->cwp = 0;
|
|
#ifndef TARGET_SPARC64
|
|
env->wim = 1;
|
|
#endif
|
|
env->regwptr = env->regbase + (env->cwp * 16);
|
|
CC_OP = CC_OP_FLAGS;
|
|
#if !defined(TARGET_SPARC64)
|
|
env->psret = 0;
|
|
env->psrs = 1;
|
|
env->psrps = 1;
|
|
#endif
|
|
#ifdef TARGET_SPARC64
|
|
env->pstate = PS_PRIV | PS_RED | PS_PEF;
|
|
if (!cpu_has_hypervisor(env)) {
|
|
env->pstate |= PS_AG;
|
|
}
|
|
env->hpstate = cpu_has_hypervisor(env) ? HS_PRIV : 0;
|
|
env->tl = env->maxtl;
|
|
env->gl = 2;
|
|
cpu_tsptr(env)->tt = TT_POWER_ON_RESET;
|
|
env->lsu = 0;
|
|
#else
|
|
env->mmuregs[0] &= ~(MMU_E | MMU_NF);
|
|
env->mmuregs[0] |= env->def.mmu_bm;
|
|
#endif
|
|
env->pc = 0;
|
|
env->npc = env->pc + 4;
|
|
env->cache_control = 0;
|
|
}
|
|
|
|
static bool sparc_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
|
{
|
|
if (interrupt_request & CPU_INTERRUPT_HARD) {
|
|
SPARCCPU *cpu = SPARC_CPU(cs);
|
|
CPUSPARCState *env = &cpu->env;
|
|
|
|
if (cpu_interrupts_enabled(env) && env->interrupt_index > 0) {
|
|
int pil = env->interrupt_index & 0xf;
|
|
int type = env->interrupt_index & 0xf0;
|
|
|
|
if (type != TT_EXTINT || cpu_pil_allowed(env, pil)) {
|
|
cs->exception_index = env->interrupt_index;
|
|
sparc_cpu_do_interrupt(cs);
|
|
return true;
|
|
}
|
|
}
|
|
}
|
|
return false;
|
|
}
|
|
|
|
void cpu_sparc_set_id(CPUSPARCState *env, unsigned int cpu)
|
|
{
|
|
#if !defined(TARGET_SPARC64)
|
|
env->mxccregs[7] = ((cpu + 8) & 0xf) << 24;
|
|
#endif
|
|
}
|
|
|
|
static const sparc_def_t sparc_defs[] = {
|
|
#ifdef TARGET_SPARC64
|
|
{
|
|
.name = "Fujitsu Sparc64",
|
|
.iu_version = ((0x04ULL << 48) | (0x02ULL << 32) | (0ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 4,
|
|
.maxtl = 4,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "Fujitsu Sparc64 III",
|
|
.iu_version = ((0x04ULL << 48) | (0x03ULL << 32) | (0ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 5,
|
|
.maxtl = 4,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "Fujitsu Sparc64 IV",
|
|
.iu_version = ((0x04ULL << 48) | (0x04ULL << 32) | (0ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "Fujitsu Sparc64 V",
|
|
.iu_version = ((0x04ULL << 48) | (0x05ULL << 32) | (0x51ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI UltraSparc I",
|
|
.iu_version = ((0x17ULL << 48) | (0x10ULL << 32) | (0x40ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI UltraSparc II",
|
|
.iu_version = ((0x17ULL << 48) | (0x11ULL << 32) | (0x20ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI UltraSparc IIi",
|
|
.iu_version = ((0x17ULL << 48) | (0x12ULL << 32) | (0x91ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI UltraSparc IIe",
|
|
.iu_version = ((0x17ULL << 48) | (0x13ULL << 32) | (0x14ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "Sun UltraSparc III",
|
|
.iu_version = ((0x3eULL << 48) | (0x14ULL << 32) | (0x34ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "Sun UltraSparc III Cu",
|
|
.iu_version = ((0x3eULL << 48) | (0x15ULL << 32) | (0x41ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_3,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "Sun UltraSparc IIIi",
|
|
.iu_version = ((0x3eULL << 48) | (0x16ULL << 32) | (0x34ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "Sun UltraSparc IV",
|
|
.iu_version = ((0x3eULL << 48) | (0x18ULL << 32) | (0x31ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_4,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "Sun UltraSparc IV+",
|
|
.iu_version = ((0x3eULL << 48) | (0x19ULL << 32) | (0x22ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_CMT,
|
|
},
|
|
{
|
|
.name = "Sun UltraSparc IIIi+",
|
|
.iu_version = ((0x3eULL << 48) | (0x22ULL << 32) | (0ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_3,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "Sun UltraSparc T1",
|
|
/* defined in sparc_ifu_fdp.v and ctu.h */
|
|
.iu_version = ((0x3eULL << 48) | (0x23ULL << 32) | (0x02ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_sun4v,
|
|
.nwindows = 8,
|
|
.maxtl = 6,
|
|
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_HYPV | CPU_FEATURE_CMT
|
|
| CPU_FEATURE_GL,
|
|
},
|
|
{
|
|
.name = "Sun UltraSparc T2",
|
|
/* defined in tlu_asi_ctl.v and n2_revid_cust.v */
|
|
.iu_version = ((0x3eULL << 48) | (0x24ULL << 32) | (0x02ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_sun4v,
|
|
.nwindows = 8,
|
|
.maxtl = 6,
|
|
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_HYPV | CPU_FEATURE_CMT
|
|
| CPU_FEATURE_GL,
|
|
},
|
|
{
|
|
.name = "NEC UltraSparc I",
|
|
.iu_version = ((0x22ULL << 48) | (0x10ULL << 32) | (0x40ULL << 24)),
|
|
.fpu_version = 0x00000000,
|
|
.mmu_version = mmu_us_12,
|
|
.nwindows = 8,
|
|
.maxtl = 5,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
#else
|
|
{
|
|
.name = "Fujitsu MB86904",
|
|
.iu_version = 0x04 << 24, /* Impl 0, ver 4 */
|
|
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */
|
|
.mmu_version = 0x04 << 24, /* Impl 0, ver 4 */
|
|
.mmu_bm = 0x00004000,
|
|
.mmu_ctpr_mask = 0x00ffffc0,
|
|
.mmu_cxr_mask = 0x000000ff,
|
|
.mmu_sfsr_mask = 0x00016fff,
|
|
.mmu_trcr_mask = 0x00ffffff,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "Fujitsu MB86907",
|
|
.iu_version = 0x05 << 24, /* Impl 0, ver 5 */
|
|
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */
|
|
.mmu_version = 0x05 << 24, /* Impl 0, ver 5 */
|
|
.mmu_bm = 0x00004000,
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
.mmu_cxr_mask = 0x000000ff,
|
|
.mmu_sfsr_mask = 0x00016fff,
|
|
.mmu_trcr_mask = 0xffffffff,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI MicroSparc I",
|
|
.iu_version = 0x41000000,
|
|
.fpu_version = 4 << 17,
|
|
.mmu_version = 0x41000000,
|
|
.mmu_bm = 0x00004000,
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
.mmu_sfsr_mask = 0x00016fff,
|
|
.mmu_trcr_mask = 0x0000003f,
|
|
.nwindows = 7,
|
|
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | CPU_FEATURE_MUL |
|
|
CPU_FEATURE_DIV | CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT |
|
|
CPU_FEATURE_FMUL,
|
|
},
|
|
{
|
|
.name = "TI MicroSparc II",
|
|
.iu_version = 0x42000000,
|
|
.fpu_version = 4 << 17,
|
|
.mmu_version = 0x02000000,
|
|
.mmu_bm = 0x00004000,
|
|
.mmu_ctpr_mask = 0x00ffffc0,
|
|
.mmu_cxr_mask = 0x000000ff,
|
|
.mmu_sfsr_mask = 0x00016fff,
|
|
.mmu_trcr_mask = 0x00ffffff,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI MicroSparc IIep",
|
|
.iu_version = 0x42000000,
|
|
.fpu_version = 4 << 17,
|
|
.mmu_version = 0x04000000,
|
|
.mmu_bm = 0x00004000,
|
|
.mmu_ctpr_mask = 0x00ffffc0,
|
|
.mmu_cxr_mask = 0x000000ff,
|
|
.mmu_sfsr_mask = 0x00016bff,
|
|
.mmu_trcr_mask = 0x00ffffff,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI SuperSparc 40", /* STP1020NPGA */
|
|
.iu_version = 0x41000000, /* SuperSPARC 2.x */
|
|
.fpu_version = 0 << 17,
|
|
.mmu_version = 0x00000800, /* SuperSPARC 2.x, no MXCC */
|
|
.mmu_bm = 0x00002000,
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
.mmu_trcr_mask = 0xffffffff,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI SuperSparc 50", /* STP1020PGA */
|
|
.iu_version = 0x40000000, /* SuperSPARC 3.x */
|
|
.fpu_version = 0 << 17,
|
|
.mmu_version = 0x01000800, /* SuperSPARC 3.x, no MXCC */
|
|
.mmu_bm = 0x00002000,
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
.mmu_trcr_mask = 0xffffffff,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI SuperSparc 51",
|
|
.iu_version = 0x40000000, /* SuperSPARC 3.x */
|
|
.fpu_version = 0 << 17,
|
|
.mmu_version = 0x01000000, /* SuperSPARC 3.x, MXCC */
|
|
.mmu_bm = 0x00002000,
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
.mmu_trcr_mask = 0xffffffff,
|
|
.mxcc_version = 0x00000104,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI SuperSparc 60", /* STP1020APGA */
|
|
.iu_version = 0x40000000, /* SuperSPARC 3.x */
|
|
.fpu_version = 0 << 17,
|
|
.mmu_version = 0x01000800, /* SuperSPARC 3.x, no MXCC */
|
|
.mmu_bm = 0x00002000,
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
.mmu_trcr_mask = 0xffffffff,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI SuperSparc 61",
|
|
.iu_version = 0x44000000, /* SuperSPARC 3.x */
|
|
.fpu_version = 0 << 17,
|
|
.mmu_version = 0x01000000, /* SuperSPARC 3.x, MXCC */
|
|
.mmu_bm = 0x00002000,
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
.mmu_trcr_mask = 0xffffffff,
|
|
.mxcc_version = 0x00000104,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "TI SuperSparc II",
|
|
.iu_version = 0x40000000, /* SuperSPARC II 1.x */
|
|
.fpu_version = 0 << 17,
|
|
.mmu_version = 0x08000000, /* SuperSPARC II 1.x, MXCC */
|
|
.mmu_bm = 0x00002000,
|
|
.mmu_ctpr_mask = 0xffffffc0,
|
|
.mmu_cxr_mask = 0x0000ffff,
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
.mmu_trcr_mask = 0xffffffff,
|
|
.mxcc_version = 0x00000104,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES,
|
|
},
|
|
{
|
|
.name = "LEON2",
|
|
.iu_version = 0xf2000000,
|
|
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */
|
|
.mmu_version = 0xf2000000,
|
|
.mmu_bm = 0x00004000,
|
|
.mmu_ctpr_mask = 0x007ffff0,
|
|
.mmu_cxr_mask = 0x0000003f,
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
.mmu_trcr_mask = 0xffffffff,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_TA0_SHUTDOWN,
|
|
},
|
|
{
|
|
.name = "LEON3",
|
|
.iu_version = 0xf3000000,
|
|
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */
|
|
.mmu_version = 0xf3000000,
|
|
.mmu_bm = 0x00000000,
|
|
.mmu_ctpr_mask = 0xfffffffc,
|
|
.mmu_cxr_mask = 0x000000ff,
|
|
.mmu_sfsr_mask = 0xffffffff,
|
|
.mmu_trcr_mask = 0xffffffff,
|
|
.nwindows = 8,
|
|
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_TA0_SHUTDOWN |
|
|
CPU_FEATURE_ASR17 | CPU_FEATURE_CACHE_CTRL | CPU_FEATURE_POWERDOWN |
|
|
CPU_FEATURE_CASA,
|
|
},
|
|
#endif
|
|
};
|
|
|
|
static void sparc_cpu_set_pc(CPUState *cs, vaddr value)
|
|
{
|
|
SPARCCPU *cpu = SPARC_CPU(cs);
|
|
|
|
cpu->env.pc = value;
|
|
cpu->env.npc = value + 4;
|
|
}
|
|
|
|
static void sparc_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
|
|
{
|
|
SPARCCPU *cpu = SPARC_CPU(cs);
|
|
|
|
cpu->env.pc = tb->pc;
|
|
cpu->env.npc = tb->cs_base;
|
|
}
|
|
|
|
static bool sparc_cpu_has_work(CPUState *cs)
|
|
{
|
|
SPARCCPU *cpu = SPARC_CPU(cs);
|
|
CPUSPARCState *env = &cpu->env;
|
|
|
|
return (cs->interrupt_request & CPU_INTERRUPT_HARD) &&
|
|
cpu_interrupts_enabled(env);
|
|
}
|
|
|
|
static void sparc_cpu_realizefn(struct uc_struct *uc, CPUState *dev)
|
|
{
|
|
CPUState *cs = CPU(dev);
|
|
SPARCCPU *cpu = SPARC_CPU(dev);
|
|
CPUSPARCState *env = &cpu->env;
|
|
|
|
env->version = env->def.iu_version;
|
|
env->fsr = env->def.fpu_version;
|
|
env->nwindows = env->def.nwindows;
|
|
#if !defined(TARGET_SPARC64)
|
|
env->mmuregs[0] |= env->def.mmu_version;
|
|
cpu_sparc_set_id(env, 0);
|
|
env->mxccregs[7] |= env->def.mxcc_version;
|
|
#else
|
|
env->mmu_version = env->def.mmu_version;
|
|
env->maxtl = env->def.maxtl;
|
|
env->version |= env->def.maxtl << 8;
|
|
env->version |= env->def.nwindows - 1;
|
|
#endif
|
|
|
|
cpu_exec_realizefn(cs);
|
|
}
|
|
|
|
static void sparc_cpu_initfn(struct uc_struct *uc, CPUState *obj)
|
|
{
|
|
SPARCCPU *cpu = SPARC_CPU(obj);
|
|
SPARCCPUClass *scc = SPARC_CPU_GET_CLASS(obj);
|
|
CPUSPARCState *env = &cpu->env;
|
|
|
|
env->uc = uc;
|
|
|
|
cpu_set_cpustate_pointers(cpu);
|
|
|
|
if (scc->cpu_def) {
|
|
env->def = *scc->cpu_def;
|
|
}
|
|
}
|
|
|
|
static void sparc_cpu_class_init(struct uc_struct *uc, CPUClass *oc)
|
|
{
|
|
SPARCCPUClass *scc = SPARC_CPU_CLASS(oc);
|
|
CPUClass *cc = CPU_CLASS(oc);
|
|
|
|
/* parent class is CPUClass, parent_reset() is cpu_common_reset(). */
|
|
scc->parent_reset = cc->reset;
|
|
/* overwrite the CPUClass->reset to arch reset: x86_cpu_reset(). */
|
|
cc->reset = sparc_cpu_reset;
|
|
cc->has_work = sparc_cpu_has_work;
|
|
cc->do_interrupt = sparc_cpu_do_interrupt;
|
|
cc->cpu_exec_interrupt = sparc_cpu_exec_interrupt;
|
|
cc->set_pc = sparc_cpu_set_pc;
|
|
cc->synchronize_from_tb = sparc_cpu_synchronize_from_tb;
|
|
cc->tlb_fill = sparc_cpu_tlb_fill;
|
|
cc->do_unaligned_access = sparc_cpu_do_unaligned_access;
|
|
cc->get_phys_page_debug = sparc_cpu_get_phys_page_debug;
|
|
cc->tcg_initialize = sparc_tcg_init;
|
|
}
|
|
|
|
SPARCCPU *cpu_sparc_init(struct uc_struct *uc)
|
|
{
|
|
SPARCCPU *cpu;
|
|
CPUState *cs;
|
|
CPUClass *cc;
|
|
SPARCCPUClass *scc;
|
|
|
|
cpu = malloc(sizeof(*cpu));
|
|
if (cpu == NULL) {
|
|
return NULL;
|
|
}
|
|
memset(cpu, 0, sizeof(*cpu));
|
|
|
|
if (uc->cpu_model == INT_MAX) {
|
|
#ifdef TARGET_SPARC64
|
|
uc->cpu_model = UC_CPU_SPARC64_SUN_ULTRASPARC_IV; // Sun UltraSparc IV
|
|
#else
|
|
uc->cpu_model = UC_CPU_SPARC32_LEON3; // Leon 3
|
|
#endif
|
|
} else if (uc->cpu_model >= ARRAY_SIZE(sparc_defs)) {
|
|
free(cpu);
|
|
return NULL;
|
|
}
|
|
|
|
cs = (CPUState *)cpu;
|
|
cc = (CPUClass *)&cpu->cc;
|
|
cs->cc = cc;
|
|
cs->uc = uc;
|
|
uc->cpu = cs;
|
|
|
|
/* init CPUClass */
|
|
cpu_class_init(uc, cc);
|
|
/* init SPARCCPUClass */
|
|
sparc_cpu_class_init(uc, cc);
|
|
/* init CPUState */
|
|
cpu_common_initfn(uc, cs);
|
|
/* init SPARC types scc->def */
|
|
scc = SPARC_CPU_CLASS(cc);
|
|
scc->cpu_def = &sparc_defs[uc->cpu_model];
|
|
|
|
/* init SPARCCPU */
|
|
sparc_cpu_initfn(uc, cs);
|
|
/* realize SPARCCPU */
|
|
sparc_cpu_realizefn(uc, cs);
|
|
/* realize CPUState */
|
|
|
|
// init address space
|
|
cpu_address_space_init(cs, 0, cs->memory);
|
|
|
|
qemu_init_vcpu(cs);
|
|
|
|
return cpu;
|
|
}
|