2015-08-21 10:04:50 +03:00
|
|
|
#!/usr/bin/env python
|
|
|
|
# Sample code for ARM of Unicorn. Nguyen Anh Quynh <aquynh@gmail.com>
|
|
|
|
# Python sample ported by Loi Anh Tuan <loianhtuan@gmail.com>
|
|
|
|
|
|
|
|
from __future__ import print_function
|
|
|
|
from unicorn import *
|
|
|
|
from unicorn.arm_const import *
|
|
|
|
|
|
|
|
|
|
|
|
# code to be emulated
|
2016-07-29 10:28:43 +03:00
|
|
|
ARM_CODE = b"\x37\x00\xa0\xe3\x03\x10\x42\xe0" # mov r0, #0x37; sub r1, r2, r3
|
|
|
|
THUMB_CODE = b"\x83\xb0" # sub sp, #0xc
|
2015-08-21 10:04:50 +03:00
|
|
|
# memory address where emulation starts
|
|
|
|
ADDRESS = 0x10000
|
|
|
|
|
|
|
|
|
|
|
|
# callback for tracing basic blocks
|
|
|
|
def hook_block(uc, address, size, user_data):
|
|
|
|
print(">>> Tracing basic block at 0x%x, block size = 0x%x" %(address, size))
|
|
|
|
|
|
|
|
|
|
|
|
# callback for tracing instructions
|
|
|
|
def hook_code(uc, address, size, user_data):
|
2016-10-29 02:31:52 +03:00
|
|
|
print(">>> Tracing instruction at 0x%x, instruction size = 0x%x" %(address, size))
|
2015-08-21 10:04:50 +03:00
|
|
|
|
|
|
|
|
|
|
|
# Test ARM
|
|
|
|
def test_arm():
|
|
|
|
print("Emulate ARM code")
|
|
|
|
try:
|
|
|
|
# Initialize emulator in ARM mode
|
|
|
|
mu = Uc(UC_ARCH_ARM, UC_MODE_ARM)
|
|
|
|
|
|
|
|
# map 2MB memory for this emulation
|
|
|
|
mu.mem_map(ADDRESS, 2 * 1024 * 1024)
|
|
|
|
|
|
|
|
# write machine code to be emulated to memory
|
|
|
|
mu.mem_write(ADDRESS, ARM_CODE)
|
|
|
|
|
|
|
|
# initialize machine registers
|
2015-08-24 08:16:22 +03:00
|
|
|
mu.reg_write(UC_ARM_REG_R0, 0x1234)
|
|
|
|
mu.reg_write(UC_ARM_REG_R2, 0x6789)
|
|
|
|
mu.reg_write(UC_ARM_REG_R3, 0x3333)
|
2017-03-09 17:28:03 +03:00
|
|
|
mu.reg_write(UC_ARM_REG_APSR, 0xFFFFFFFF) #All application flags turned on
|
|
|
|
|
2015-08-21 10:04:50 +03:00
|
|
|
# tracing all basic blocks with customized callback
|
|
|
|
mu.hook_add(UC_HOOK_BLOCK, hook_block)
|
|
|
|
|
2016-11-19 11:51:08 +03:00
|
|
|
# tracing one instruction at ADDRESS with customized callback
|
2016-10-29 02:31:52 +03:00
|
|
|
mu.hook_add(UC_HOOK_CODE, hook_code, begin=ADDRESS, end=ADDRESS)
|
2015-08-21 10:04:50 +03:00
|
|
|
|
|
|
|
# emulate machine code in infinite time
|
|
|
|
mu.emu_start(ADDRESS, ADDRESS + len(ARM_CODE))
|
|
|
|
|
|
|
|
# now print out some registers
|
|
|
|
print(">>> Emulation done. Below is the CPU context")
|
|
|
|
|
2015-08-24 08:16:22 +03:00
|
|
|
r0 = mu.reg_read(UC_ARM_REG_R0)
|
|
|
|
r1 = mu.reg_read(UC_ARM_REG_R1)
|
2015-08-21 10:04:50 +03:00
|
|
|
print(">>> R0 = 0x%x" %r0)
|
|
|
|
print(">>> R1 = 0x%x" %r1)
|
|
|
|
|
|
|
|
except UcError as e:
|
|
|
|
print("ERROR: %s" % e)
|
|
|
|
|
|
|
|
|
|
|
|
def test_thumb():
|
|
|
|
print("Emulate THUMB code")
|
|
|
|
try:
|
|
|
|
# Initialize emulator in thumb mode
|
|
|
|
mu = Uc(UC_ARCH_ARM, UC_MODE_THUMB)
|
|
|
|
|
|
|
|
# map 2MB memory for this emulation
|
|
|
|
mu.mem_map(ADDRESS, 2 * 1024 * 1024)
|
|
|
|
|
|
|
|
# write machine code to be emulated to memory
|
|
|
|
mu.mem_write(ADDRESS, THUMB_CODE)
|
|
|
|
|
|
|
|
# initialize machine registers
|
2015-08-24 07:51:53 +03:00
|
|
|
mu.reg_write(UC_ARM_REG_SP, 0x1234)
|
2015-08-21 10:04:50 +03:00
|
|
|
|
|
|
|
# tracing all basic blocks with customized callback
|
|
|
|
mu.hook_add(UC_HOOK_BLOCK, hook_block)
|
|
|
|
|
|
|
|
# tracing all instructions with customized callback
|
|
|
|
mu.hook_add(UC_HOOK_CODE, hook_code)
|
|
|
|
|
|
|
|
# emulate machine code in infinite time
|
2016-09-20 11:29:21 +03:00
|
|
|
# Note we start at ADDRESS | 1 to indicate THUMB mode.
|
|
|
|
mu.emu_start(ADDRESS | 1, ADDRESS + len(THUMB_CODE))
|
2015-08-21 10:04:50 +03:00
|
|
|
|
|
|
|
# now print out some registers
|
|
|
|
print(">>> Emulation done. Below is the CPU context")
|
|
|
|
|
2015-08-24 07:51:53 +03:00
|
|
|
sp = mu.reg_read(UC_ARM_REG_SP)
|
2015-08-21 10:04:50 +03:00
|
|
|
print(">>> SP = 0x%x" %sp)
|
|
|
|
|
|
|
|
except UcError as e:
|
|
|
|
print("ERROR: %s" % e)
|
|
|
|
|
2022-02-12 01:03:56 +03:00
|
|
|
def test_read_sctlr():
|
|
|
|
print("Read SCTLR")
|
|
|
|
try:
|
|
|
|
# Initialize emulator in thumb mode
|
|
|
|
mu = Uc(UC_ARCH_ARM, UC_MODE_ARM)
|
|
|
|
|
|
|
|
# Read SCTLR
|
|
|
|
# cp = 15
|
|
|
|
# is64 = 0
|
|
|
|
# sec = 0
|
|
|
|
# crn = 1
|
|
|
|
# crm = 0
|
|
|
|
# opc1 = 0
|
|
|
|
# opc2 = 0
|
|
|
|
val = mu.reg_read(UC_ARM_REG_CP_REG, (15, 0, 0, 1, 0, 0, 0))
|
|
|
|
print(">>> SCTLR = 0x%x" % val)
|
|
|
|
|
|
|
|
except UcError as e:
|
|
|
|
print("ERROR: %s" % e)
|
2015-08-21 10:04:50 +03:00
|
|
|
|
|
|
|
if __name__ == '__main__':
|
|
|
|
test_arm()
|
2016-10-29 02:31:52 +03:00
|
|
|
print("=" * 26)
|
2015-08-21 10:04:50 +03:00
|
|
|
test_thumb()
|
2022-02-12 01:03:56 +03:00
|
|
|
print("=" * 26)
|
|
|
|
test_read_sctlr()
|