Jean-Christophe DUBOIS
ec46eaa83a
i.MX: Add i.MX6 SOC implementation.
For now we only support the following devices:
* up to 4 Cortex A9 cores
* A9 MPCORE (SCU, GIC, TWD)
* 5 i.MX UARTs
* 2 EPIT timers
* 1 GPT timer
* 3 I2C controllers
* 7 GPIO controllers
* 6 SDHC controllers
* 5 SPI controllers
* 1 CCM device
* 1 SRC device
* various ROM/RAM areas.
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Jean-Christophe Dubois <jcd@tribudubois.net>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2016-05-12 13:22:29 +01:00
..
2016-05-12 13:22:28 +01:00
2016-05-12 13:22:29 +01:00
2016-04-15 17:27:34 +02:00
2016-04-19 11:13:59 +01:00
2016-05-12 13:22:27 +01:00
2016-05-12 13:22:28 +01:00
2016-05-12 13:22:25 +01:00
2016-05-12 13:22:28 +01:00
2016-04-26 11:16:08 +10:00
2016-05-12 13:22:29 +01:00
2016-04-13 19:52:34 +03:00
2016-04-25 12:05:05 +01:00
2016-04-22 16:43:58 +02:00