.. |
alpha
|
target/alpha: Use float64_to_int64_modulo for CVTTQ
|
2023-07-01 08:26:54 +02:00 |
arm
|
target/arm/ptw.c: Account for FEAT_RME when applying {N}SW, SA bits
|
2023-07-17 11:05:08 +01:00 |
avr
|
target/avr: Fix handling of interrupts above 33.
|
2023-07-08 07:24:38 +03:00 |
cris
|
target: Widen pc/cs_base in cpu_get_tb_cpu_state
|
2023-06-26 17:32:59 +02:00 |
hexagon
|
target: Widen pc/cs_base in cpu_get_tb_cpu_state
|
2023-06-26 17:32:59 +02:00 |
hppa
|
accel/tcg: Return bool from page_check_range
|
2023-07-15 08:02:32 +01:00 |
i386
|
target/i386: Use aesdec_ISB_ISR_IMC_AK
|
2023-07-08 07:30:18 +01:00 |
loongarch
|
target/loongarch: Fix the CSRRD CPUID instruction on big endian hosts
|
2023-07-24 18:44:48 +02:00 |
m68k
|
target: Widen pc/cs_base in cpu_get_tb_cpu_state
|
2023-06-26 17:32:59 +02:00 |
microblaze
|
target/microblaze: Define TCG_GUEST_DEFAULT_MO
|
2023-06-26 17:33:00 +02:00 |
mips
|
target/mips: enable GINVx support for I6400 and I6500
|
2023-07-10 23:33:38 +02:00 |
nios2
|
target/nios2 : Explicitly ask for target-endian loads and stores
|
2023-07-01 08:26:54 +02:00 |
openrisc
|
target: Widen pc/cs_base in cpu_get_tb_cpu_state
|
2023-06-26 17:32:59 +02:00 |
ppc
|
target/ppc: Use aesdec_ISB_ISR_AK_IMC
|
2023-07-08 07:30:17 +01:00 |
riscv
|
target/riscv: Fix LMUL check to use VLEN
|
2023-07-19 14:37:26 +10:00 |
rx
|
target: Widen pc/cs_base in cpu_get_tb_cpu_state
|
2023-06-26 17:32:59 +02:00 |
s390x
|
s390x: spelling fixes
|
2023-07-25 17:13:45 +03:00 |
sh4
|
target: Widen pc/cs_base in cpu_get_tb_cpu_state
|
2023-06-26 17:32:59 +02:00 |
sparc
|
accel/tcg: Return bool from page_check_range
|
2023-07-15 08:02:32 +01:00 |
tricore
|
target: Widen pc/cs_base in cpu_get_tb_cpu_state
|
2023-06-26 17:32:59 +02:00 |
xtensa
|
target/xtensa: Assert that interrupt level is within bounds
|
2023-07-06 13:26:43 +01:00 |
Kconfig
|
hw/loongarch: Add support loongson3 virt machine type.
|
2022-06-06 18:09:03 +00:00 |
meson.build
|
target/loongarch: Add target build suport
|
2022-06-06 18:09:03 +00:00 |