Peter Maydell c0f4af1719 target-arm: Don't handle c15_cpar changes via tb_flush()
At the moment we try to handle c15_cpar with the strategy of:
 * emit generated code which makes assumptions about its value
 * when the register value changes call tb_flush() to throw
   away the now-invalid generated code
This works because XScale CPUs are always uniprocessor, but
it's confusing because it suggests that the same approach can
be taken for other registers. It also means we do a tb_flush()
on CPU reset, which makes multithreaded linux-user binaries
even more likely to fail than would otherwise be the case.

Replace it with a combination of TB flags for the access
checks done on cp0/cp1 for the XScale and iwMMXt instructions,
plus a runtime check for cp2..cp13 coprocessor accesses.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 1411056959-23070-1-git-send-email-peter.maydell@linaro.org
2014-09-29 18:48:48 +01:00
2014-09-18 20:02:01 +01:00
2014-09-29 12:26:15 +01:00
2014-09-29 12:26:15 +01:00
2014-09-04 17:39:07 +01:00
2014-09-25 13:34:03 +01:00
2014-09-25 18:54:21 +01:00
2014-09-25 13:34:03 +01:00
2014-08-24 13:16:32 +04:00
2014-09-22 11:39:45 +01:00
2014-09-25 15:24:32 +02:00
2014-08-29 10:46:58 +01:00
2014-09-25 15:24:32 +02:00
2014-08-29 10:46:58 +01:00
2014-09-16 11:04:09 +02:00
2014-09-26 09:34:39 +01:00
2014-08-15 16:37:17 +01:00
2014-08-29 10:48:45 +01:00
2014-09-22 11:39:45 +01:00
2014-09-25 15:24:32 +02:00
2014-09-22 11:39:45 +01:00
2014-09-02 16:07:31 +01:00
2014-08-06 17:53:07 +02:00
2014-09-19 17:20:11 +01:00
2014-08-01 18:30:08 +01:00
2014-09-23 12:08:55 +01:00
2014-07-07 10:37:40 +00:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%