qemu/include/hw/arm
Hao Wu 94e7787939 hw/i2c: Implement NPCM7XX SMBus Module Single Mode
This commit implements the single-byte mode of the SMBus.

Each Nuvoton SoC has 16 System Management Bus (SMBus). These buses
compliant with SMBus and I2C protocol.

This patch implements the single-byte mode of the SMBus. In this mode,
the user sends or receives a byte each time. The SMBus device transmits
it to the underlying i2c device and sends an interrupt back to the QEMU
guest.

Reviewed-by: Doug Evans<dje@google.com>
Reviewed-by: Tyrong Ting<kfting@nuvoton.com>
Signed-off-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Corey Minyard <cminyard@mvista.com>
Message-id: 20210210220426.3577804-2-wuhaotsh@google.com
Acked-by: Corey Minyard <cminyard@mvista.com>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2021-02-16 13:49:28 +00:00
..
allwinner-a10.h
allwinner-h3.h
armsse.h arm: Remove frq properties on CMSDK timer, dualtimer, watchdog, ARMSSE 2021-01-29 15:54:44 +00:00
armv7m.h
aspeed.h
aspeed_soc.h
bcm2835_peripherals.h hw/arm/raspi: add a skeleton implementation of the CPRMAN 2020-10-27 11:10:44 +00:00
bcm2836.h hw/arm/bcm2836: Introduce the BCM2835 SoC 2020-10-27 11:10:44 +00:00
boot.h
digic.h
exynos4210.h
fdt.h
fsl-imx6.h
fsl-imx6ul.h
fsl-imx7.h
fsl-imx25.h hw/arm/fsl-imx25: Fix a typo 2020-10-08 15:24:32 +01:00
fsl-imx31.h
linux-boot-if.h
msf2-soc.h
npcm7xx.h hw/i2c: Implement NPCM7XX SMBus Module Single Mode 2021-02-16 13:49:28 +00:00
nrf51.h
nrf51_soc.h
omap.h
primecell.h
pxa.h
raspi_platform.h hw/arm/raspi: fix CPRMAN base address 2020-10-27 11:10:44 +00:00
sharpsl.h
smmu-common.h
smmuv3.h
soc_dma.h
stm32f205_soc.h
stm32f405_soc.h
sysbus-fdt.h
virt.h acpi: Permit OEM ID and OEM table ID fields to be changed 2021-02-05 08:52:59 -05:00
xlnx-versal.h arm: xlnx-versal: Connect usb to virt-versal 2020-12-15 12:04:30 +00:00
xlnx-zynqmp.h xlnx-zynqmp: Connect Xilinx ZynqMP CAN controllers 2020-12-10 11:30:44 +00:00