5ae9330682
Scripted conversion:
for file in hw/arm-misc.h hw/arm_boot.c hw/arm_pic.c hw/armv7m.c hw/exynos4210.h hw/highbank.c hw/integratorcp.c hw/musicpal.c hw/omap.h hw/pxa.h hw/pxa2xx_gpio.c hw/pxa2xx_pic.c hw/realview.c hw/strongarm.h hw/versatilepb.c hw/vexpress.c hw/xilinx_zynq.c ; do
sed -i "s/CPUState/CPUARMState/g" $file
done
Signed-off-by: Andreas Färber <afaerber@suse.de>
Acked-by: Anthony Liguori <aliguori@us.ibm.com>
69 lines
2.3 KiB
C
69 lines
2.3 KiB
C
/*
|
|
* Misc ARM declarations
|
|
*
|
|
* Copyright (c) 2006 CodeSourcery.
|
|
* Written by Paul Brook
|
|
*
|
|
* This code is licensed under the LGPL.
|
|
*
|
|
*/
|
|
|
|
#ifndef ARM_MISC_H
|
|
#define ARM_MISC_H 1
|
|
|
|
#include "memory.h"
|
|
|
|
/* The CPU is also modeled as an interrupt controller. */
|
|
#define ARM_PIC_CPU_IRQ 0
|
|
#define ARM_PIC_CPU_FIQ 1
|
|
qemu_irq *arm_pic_init_cpu(CPUARMState *env);
|
|
|
|
/* armv7m.c */
|
|
qemu_irq *armv7m_init(MemoryRegion *address_space_mem,
|
|
int flash_size, int sram_size,
|
|
const char *kernel_filename, const char *cpu_model);
|
|
|
|
/* arm_boot.c */
|
|
struct arm_boot_info {
|
|
int ram_size;
|
|
const char *kernel_filename;
|
|
const char *kernel_cmdline;
|
|
const char *initrd_filename;
|
|
const char *dtb_filename;
|
|
target_phys_addr_t loader_start;
|
|
/* multicore boards that use the default secondary core boot functions
|
|
* need to put the address of the secondary boot code, the boot reg,
|
|
* and the GIC address in the next 3 values, respectively. boards that
|
|
* have their own boot functions can use these values as they want.
|
|
*/
|
|
target_phys_addr_t smp_loader_start;
|
|
target_phys_addr_t smp_bootreg_addr;
|
|
target_phys_addr_t gic_cpu_if_addr;
|
|
int nb_cpus;
|
|
int board_id;
|
|
int (*atag_board)(const struct arm_boot_info *info, void *p);
|
|
/* multicore boards that use the default secondary core boot functions
|
|
* can ignore these two function calls. If the default functions won't
|
|
* work, then write_secondary_boot() should write a suitable blob of
|
|
* code mimicing the secondary CPU startup process used by the board's
|
|
* boot loader/boot ROM code, and secondary_cpu_reset_hook() should
|
|
* perform any necessary CPU reset handling and set the PC for thei
|
|
* secondary CPUs to point at this boot blob.
|
|
*/
|
|
void (*write_secondary_boot)(CPUARMState *env,
|
|
const struct arm_boot_info *info);
|
|
void (*secondary_cpu_reset_hook)(CPUARMState *env,
|
|
const struct arm_boot_info *info);
|
|
/* Used internally by arm_boot.c */
|
|
int is_linux;
|
|
target_phys_addr_t initrd_size;
|
|
target_phys_addr_t entry;
|
|
};
|
|
void arm_load_kernel(CPUARMState *env, struct arm_boot_info *info);
|
|
|
|
/* Multiplication factor to convert from system clock ticks to qemu timer
|
|
ticks. */
|
|
extern int system_clock_scale;
|
|
|
|
#endif /* !ARM_MISC_H */
|