mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
qemu/target/riscv
History
Frédéric Pétrot 961738ffea target/riscv: helper functions to wrap calls to 128-bit csr insns 
Given the side effects they have, the csr instructions are realized as
helpers. We extend this existing infrastructure for 128-bit sized csr.
We return 128-bit values using the same approach as for div/rem.
Theses helpers all call a unique function that is currently a fallback
on the 64-bit version.
The trans_csrxx functions supporting 128-bit are yet to be implemented.

Signed-off-by: Frédéric Pétrot <frederic.petrot@univ-grenoble-alpes.fr>
Co-authored-by: Fabien Portas <fabien.portas@grenoble-inp.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 20220106210108.138226-17-frederic.petrot@univ-grenoble-alpes.fr
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2022-01-08 15:46:10 +10:00
..
insn_trans
target/riscv: support for 128-bit M extension
2022-01-08 15:46:10 +10:00
arch_dump.c
…
bitmanip_helper.c
target/riscv: Add rev8 instruction, removing grev/grevi
2021-10-07 08:41:33 +10:00
cpu_bits.h
target/riscv: rvv-1.0: add vlenb register
2021-12-20 14:51:36 +10:00
cpu_helper.c
target/riscv: rvv-1.0: take fractional LMUL into vector max elements calculation
2021-12-20 14:51:36 +10:00
cpu_user.h
…
cpu-param.h
…
cpu.c
target/riscv: setup everything for rv64 to support rv128 execution
2022-01-08 15:46:10 +10:00
cpu.h
target/riscv: helper functions to wrap calls to 128-bit csr insns
2022-01-08 15:46:10 +10:00
csr.c
target/riscv: helper functions to wrap calls to 128-bit csr insns
2022-01-08 15:46:10 +10:00
fpu_helper.c
target/riscv: add "set round to odd" rounding mode helper function
2021-12-20 14:53:31 +10:00
gdbstub.c
target/riscv: setup everything for rv64 to support rv128 execution
2022-01-08 15:46:10 +10:00
helper.h
target/riscv: helper functions to wrap calls to 128-bit csr insns
2022-01-08 15:46:10 +10:00
insn16.decode
target/riscv: accessors to registers upper part and 128-bit load/store
2022-01-08 15:46:10 +10:00
insn32.decode
target/riscv: support for 128-bit M extension
2022-01-08 15:46:10 +10:00
instmap.h
…
internals.h
target/riscv: add "set round to odd" rounding mode helper function
2021-12-20 14:53:31 +10:00
Kconfig
…
m128_helper.c
target/riscv: support for 128-bit M extension
2022-01-08 15:46:10 +10:00
machine.c
target/riscv: adding high part of some csrs
2022-01-08 15:46:10 +10:00
meson.build
target/riscv: support for 128-bit M extension
2022-01-08 15:46:10 +10:00
monitor.c
target/riscv: Replace riscv_cpu_is_32bit with riscv_cpu_mxl
2021-10-22 07:47:51 +10:00
op_helper.c
target/riscv: helper functions to wrap calls to 128-bit csr insns
2022-01-08 15:46:10 +10:00
pmp.c
…
pmp.h
…
trace-events
…
trace.h
…
translate.c
target/riscv: support for 128-bit arithmetic instructions
2022-01-08 15:46:10 +10:00
vector_helper.c
target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to vmandn.mm and vmorn.mm
2021-12-20 14:53:31 +10:00