c90df7ce4e
Add skeletal documentation for the highbank and midway machines. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Message-id: 20210713142226.19155-4-peter.maydell@linaro.org
20 lines
488 B
ReStructuredText
20 lines
488 B
ReStructuredText
Calxeda Highbank and Midway (``highbank``, ``midway``)
|
|
======================================================
|
|
|
|
``highbank`` is a model of the Calxeda Highbank (ECX-1000) system,
|
|
which has four Cortex-A9 cores.
|
|
|
|
``midway`` is a model of the Calxeda Midway (ECX-2000) system,
|
|
which has four Cortex-A15 cores.
|
|
|
|
Emulated devices:
|
|
|
|
- L2x0 cache controller
|
|
- SP804 dual timer
|
|
- PL011 UART
|
|
- PL061 GPIOs
|
|
- PL031 RTC
|
|
- PL022 synchronous serial port controller
|
|
- AHCI
|
|
- XGMAC ethernet controllers
|