Peter Maydell
555ce1d855
MIPS (and few misc) patches
- MIPS
- Remove obsolete "mips" board from target-mips.rst
- Fix JALS32/J32/SWM32 instructions for microMIPS
- Fix CP0.Config7.WII handling on pre-R6 cores
- HW
- Revert "Remove intermediate IRQ forwarder" commits
- Implement legacy LTIM Edge/Level Bank Select in Intel 8259 INTC
- Improve PCI IRQ routing in VT82C686 / Pegasos II
- Basic implementation of VIA AC97 audio playback
- Implement 'resume on connection status change' in USB OHCI
- UI
- Override windowDidResignKey
- memory
- Dump HPA and access type in HMP 'info ramblock'
-----BEGIN PGP SIGNATURE-----
iQIzBAABCAAdFiEE+qvnXhKRciHc/Wuy4+MsLN6twN4FAmQHzH8ACgkQ4+MsLN6t
wN4RbxAAtbsbJKHikHevCiE9Fi0E4HHI4su00m3anImogfU3CKIHA7WHgeUVCdVH
aLoFKjvE3d45FA4YwMs13wIo89tv6btn1y8C9iy+yjktdABPUr8OJphuaDxU+yNf
XhPm4WsS0tEg5KzzTHF7qotJGw7Zd0Aca8oezFVBSL8b73lqiJiWBEouFTK9j5Oi
s1uvAOPG3oxSlT7IIbnLRIEff4hi5FZh+LxRDgE3ChcOyY2W/DhrpdVIazv9Cpki
facQ0ozMG4uuZ+HvviuTkK1vLX1+BcS0P1fnDPkXEPAxqx9jdqsMqWHbbnseQPN3
xcVhw+GOZ67x8qAWIBKDG7nfChbcXgJ2sHxQmvb2XlxnOYw1oO5aRlrnn7ZPEWYA
NbqUHB8G88wDcrms+Y+xCfO8idnr7Kzf4/1R1J1+5yEjg8Y1wu4t0asqZvhXA2HL
F1yhHDCRY8w9pLYmPFGBrINBCoosiDn61g+JTngPffq1zJttmWjSLe9BYOF8Kiw+
4YjkCx43wK6RLTZNhU8g7iuqoYbHCQcXx5ZnGEadk+UJcfGrLnOrQbtAhvysS2wo
msyum0FNWhnx/IZ6bmhmbFC8F/hASgyiV9CDwU2oOZ2oAkRiFXYBfXruUAt+6uLT
UnAihAEsyUjyg5YNb4r8ZNkdeCPN6p3s2xY8OHphqu717K6uJXw=
=D/0W
-----END PGP SIGNATURE-----
Merge tag 'mips-misc-20230308' of https://github.com/philmd/qemu into staging
MIPS (and few misc) patches
- MIPS
- Remove obsolete "mips" board from target-mips.rst
- Fix JALS32/J32/SWM32 instructions for microMIPS
- Fix CP0.Config7.WII handling on pre-R6 cores
- HW
- Revert "Remove intermediate IRQ forwarder" commits
- Implement legacy LTIM Edge/Level Bank Select in Intel 8259 INTC
- Improve PCI IRQ routing in VT82C686 / Pegasos II
- Basic implementation of VIA AC97 audio playback
- Implement 'resume on connection status change' in USB OHCI
- UI
- Override windowDidResignKey
- memory
- Dump HPA and access type in HMP 'info ramblock'
# -----BEGIN PGP SIGNATURE-----
#
# iQIzBAABCAAdFiEE+qvnXhKRciHc/Wuy4+MsLN6twN4FAmQHzH8ACgkQ4+MsLN6t
# wN4RbxAAtbsbJKHikHevCiE9Fi0E4HHI4su00m3anImogfU3CKIHA7WHgeUVCdVH
# aLoFKjvE3d45FA4YwMs13wIo89tv6btn1y8C9iy+yjktdABPUr8OJphuaDxU+yNf
# XhPm4WsS0tEg5KzzTHF7qotJGw7Zd0Aca8oezFVBSL8b73lqiJiWBEouFTK9j5Oi
# s1uvAOPG3oxSlT7IIbnLRIEff4hi5FZh+LxRDgE3ChcOyY2W/DhrpdVIazv9Cpki
# facQ0ozMG4uuZ+HvviuTkK1vLX1+BcS0P1fnDPkXEPAxqx9jdqsMqWHbbnseQPN3
# xcVhw+GOZ67x8qAWIBKDG7nfChbcXgJ2sHxQmvb2XlxnOYw1oO5aRlrnn7ZPEWYA
# NbqUHB8G88wDcrms+Y+xCfO8idnr7Kzf4/1R1J1+5yEjg8Y1wu4t0asqZvhXA2HL
# F1yhHDCRY8w9pLYmPFGBrINBCoosiDn61g+JTngPffq1zJttmWjSLe9BYOF8Kiw+
# 4YjkCx43wK6RLTZNhU8g7iuqoYbHCQcXx5ZnGEadk+UJcfGrLnOrQbtAhvysS2wo
# msyum0FNWhnx/IZ6bmhmbFC8F/hASgyiV9CDwU2oOZ2oAkRiFXYBfXruUAt+6uLT
# UnAihAEsyUjyg5YNb4r8ZNkdeCPN6p3s2xY8OHphqu717K6uJXw=
# =D/0W
# -----END PGP SIGNATURE-----
# gpg: Signature made Tue 07 Mar 2023 23:45:03 GMT
# gpg: using RSA key FAABE75E12917221DCFD6BB2E3E32C2CDEADC0DE
# gpg: Good signature from "Philippe Mathieu-Daudé (F4BUG) <f4bug@amsat.org>" [unknown]
# gpg: WARNING: This key is not certified with a trusted signature!
# gpg: There is no indication that the signature belongs to the owner.
# Primary key fingerprint: FAAB E75E 1291 7221 DCFD 6BB2 E3E3 2C2C DEAD C0DE
* tag 'mips-misc-20230308' of https://github.com/philmd/qemu:
log: Remove unneeded new line
memory: Dump HPA and access type of ramblocks
ui/cocoa: Override windowDidResignKey
hw/usb/ohci: Implement resume on connection status change
hw/audio/via-ac97: Basic implementation of audio playback
hw/usb/vt82c686-uhci-pci: Use PCI IRQ routing
hw/ppc/pegasos2: Fix PCI interrupt routing
hw/isa/vt82c686: Implement PCI IRQ routing
hw/intc/i8259: Implement legacy LTIM Edge/Level Bank Select
hw/display/sm501: Add debug property to control pixman usage
Revert "hw/isa/vt82c686: Remove intermediate IRQ forwarder"
Revert "hw/isa/i82378: Remove intermediate IRQ forwarder"
hw/mips/itu: Pass SAAR using QOM link property
hw/mips: Declare all length properties as unsigned
target/mips: Set correct CP0.Config[4, 5] values for M14K(c)
target/mips: Implement CP0.Config7.WII bit support
target/mips: Fix SWM32 handling for microMIPS
target/mips: Fix JALS32/J32 instruction handling for microMIPS
target/mips: Replace [g_]assert(0) -> g_assert_not_reached()
docs/system: Remove "mips" board from target-mips.rst
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2023-03-09 10:22:50 +00:00
..
2023-02-27 22:29:02 +01:00
2020-09-14 14:23:19 +01:00
2023-01-12 16:50:19 +00:00
2023-01-12 16:50:19 +00:00
2020-03-12 16:27:33 +00:00
2020-03-12 16:27:33 +00:00
2020-03-30 13:18:58 +01:00
2020-03-12 16:27:33 +00:00
2020-12-18 15:20:17 -05:00
2023-02-14 09:11:27 +01:00
2020-01-24 20:59:15 +01:00
2021-02-11 11:50:14 +00:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2021-03-08 17:20:02 +00:00
2021-03-08 11:54:16 +00:00
2021-03-08 11:54:16 +00:00
2021-09-01 11:08:18 +01:00
2023-02-07 09:02:05 +01:00
2022-01-20 11:47:53 +00:00
2021-03-09 12:01:28 +01:00
2022-06-30 09:21:14 +02:00
2022-07-14 16:24:38 +02:00
2022-06-30 09:21:13 +02:00
2023-02-07 09:02:05 +01:00
2021-05-01 10:03:52 +02:00
2023-01-18 11:14:34 +01:00
2020-07-11 11:02:05 +02:00
2023-01-12 16:50:19 +00:00
2021-03-08 17:20:01 +00:00
2022-02-21 13:30:20 +00:00
2020-06-05 17:23:09 +01:00
2022-02-21 13:30:20 +00:00
2022-09-14 11:19:39 +01:00
2022-02-21 13:30:20 +00:00
2019-10-25 13:09:27 +01:00
2022-10-22 23:15:40 +02:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2023-03-07 12:38:40 +01:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2022-08-08 23:43:11 +02:00
2023-03-02 13:57:50 +01:00
2021-01-08 15:13:39 +00:00
2022-12-15 17:37:47 +00:00
2023-01-05 15:02:08 +00:00
2023-01-05 15:01:11 +00:00
2019-08-16 13:31:53 +02:00
2021-05-02 17:24:50 +02:00
2020-12-10 11:44:55 +00:00
2020-12-10 11:44:55 +00:00
2021-05-02 17:24:50 +02:00
2021-05-02 17:24:50 +02:00
2022-08-01 11:58:02 +02:00
2022-12-15 17:37:47 +00:00
2021-03-08 17:20:01 +00:00
2023-01-18 11:14:34 +01:00
2023-02-14 09:02:42 +01:00
2022-05-08 18:52:37 +01:00
2021-05-02 17:24:50 +02:00
2022-12-16 15:56:55 +00:00
2021-05-02 17:24:50 +02:00
2023-01-06 10:42:55 +10:00
2023-01-06 10:42:55 +10:00
2023-03-02 13:57:50 +01:00
2023-03-08 00:37:48 +01:00
2020-11-03 16:51:13 +01:00
2023-03-08 00:37:48 +01:00
2023-02-06 11:41:39 +00:00
2021-03-08 17:20:03 +00:00
2021-05-10 17:21:54 +01:00
2020-01-24 20:59:15 +01:00
2023-01-18 11:14:34 +01:00
2022-03-18 10:55:15 +00:00
2021-01-12 21:19:02 +00:00
2021-03-12 12:48:56 +00:00
2021-03-12 12:48:56 +00:00
2021-01-12 21:19:02 +00:00
2020-01-24 20:59:15 +01:00
2019-08-16 13:31:52 +02:00
2023-01-12 17:15:09 +00:00
2023-01-12 17:15:09 +00:00
2023-01-12 17:15:09 +00:00
2023-01-12 17:15:09 +00:00
2020-09-18 14:12:32 -04:00
2021-09-20 08:50:59 +02:00
2023-01-08 01:54:22 -05:00
2022-06-09 19:32:49 -04:00
2023-01-08 01:54:22 -05:00
2022-03-06 05:08:23 -05:00
2023-01-12 17:15:09 +00:00
2021-05-02 17:24:50 +02:00
2021-05-02 17:24:50 +02:00
2023-01-26 13:25:07 +01:00
2020-09-09 15:54:19 -07:00
2020-09-18 14:12:32 -04:00
2020-11-10 11:03:48 +00:00
2020-01-17 14:09:29 +00:00
2020-01-23 15:34:04 +00:00
2023-01-12 16:50:19 +00:00
2020-08-21 06:18:24 -04:00
2020-12-08 13:48:57 -05:00
2020-01-24 20:59:15 +01:00
2021-02-08 15:15:32 +01:00
2020-08-28 10:02:46 +01:00
2021-11-09 10:11:27 +01:00
2019-10-15 18:18:08 -03:00
2022-04-21 11:37:03 +01:00
2022-01-28 14:29:46 +00:00
2021-03-12 12:40:09 +00:00
2023-02-23 13:56:14 +01:00
2022-03-18 11:31:20 +00:00
2021-09-13 16:07:20 +01:00