Philippe Mathieu-Daudé 7c98f0f8c3 target/i386/whpx: Remove superfluous semicolon ... Fixes: 812d49f2a3 Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com> Acked-by: Paolo Bonzini <pbonzini@redhat.com> Reviewed-by: Dr. David Alan Gilbert <dgilbert@redhat.com> Reviewed-by: Juan Quintela <quintela@redhat.com> Message-Id: <20200218094402.26625-12-philmd@redhat.com> Signed-off-by: Laurent Vivier <laurent@vivier.eu>		2020-02-18 20:20:49 +01:00
..
alpha	tcg: Search includes from the project root source directory	2020-01-15 15:13:10 -10:00
arm	target/arm: Implement ARMv8.1-VMID16 extension	2020-02-13 14:30:51 +00:00
cris	cpu: Use cpu_class_set_parent_reset()	2020-01-24 20:59:06 +01:00
hppa	target/hppa: Allow, but diagnose, LDCW aligned only mod 4	2020-01-27 10:49:51 -08:00
i386	target/i386/whpx: Remove superfluous semicolon	2020-02-18 20:20:49 +01:00
lm32	cpu: Use cpu_class_set_parent_reset()	2020-01-24 20:59:06 +01:00
m68k	cpu: Use cpu_class_set_parent_reset()	2020-01-24 20:59:06 +01:00
microblaze	qdev: set properties with device_class_set_props()	2020-01-24 20:59:15 +01:00
mips	target/mips: Separate FPU-related helpers into their own file	2020-02-04 08:53:54 +01:00
moxie	cpu: Use cpu_class_set_parent_reset()	2020-01-24 20:59:06 +01:00
nios2	qdev: set properties with device_class_set_props()	2020-01-24 20:59:15 +01:00
openrisc	cpu: Use cpu_class_set_parent_reset()	2020-01-24 20:59:06 +01:00
ppc	target/ppc: Use probe_write for DCBZ	2020-02-03 11:33:11 +11:00
riscv	riscv: Separate FPU register size from core register size in gdbstub [v2]	2020-02-10 12:01:36 -08:00
s390x	s390x: sigp: Fix sense running reporting	2020-01-27 12:13:10 +01:00
sh4	cpu: Use cpu_class_set_parent_reset()	2020-01-24 20:59:06 +01:00
sparc	qdev: set properties with device_class_set_props()	2020-01-24 20:59:15 +01:00
tilegx	cpu: Use cpu_class_set_parent_reset()	2020-01-24 20:59:06 +01:00
tricore	cpu: Use cpu_class_set_parent_reset()	2020-01-24 20:59:06 +01:00
unicore32	tcg: Search includes from the project root source directory	2020-01-15 15:13:10 -10:00
xtensa	cpu: Use cpu_class_set_parent_reset()	2020-01-24 20:59:06 +01:00