Peter Maydell
efa85a4d1a
Implement the following AMD command-set parallel flash functionality:
- nonuniform sector sizes;
- erase suspend/resume commands; and
- multi-sector erase.
-----BEGIN PGP SIGNATURE-----
iQIcBAABAgAGBQJdGqtJAAoJEOPjLCzercDeGd0QANou9wpaLn7qVFw+wn611YWZ
gHK51tl1AxA9eRMnYxpLAJAva/WfTsbMxhEwzombfM6AjC359cgB34j8DSDKFybz
9kDippnc/YmG0DOF/7IGeds51zsVzTzaAePYnrcvUtFC5Tb9SxBOeEiX7LJ2bXjB
HHFJO6rYfXdaHrzRyCa+2Af8yQvL8vyUVhbB/9QZVIeyMoQ7BT8sy5XgQiMamyr2
cSW38fDJzBXD7u+QxvsNxJ2xACrmE4CMGatME7wrLP3WHciZSV6H7jrzuMDuzcig
GnPZ0+2jQw0S9zH8mKYDEYPuSDb7vgyy+rKAjrC8E6OxHTPyFTR6s8Qe2AVmMHfp
noDrhrB5roi/DufVvR8aN6ZZV6indzy1LGQYJ2mu7PPO8eKfMzRtFA9Jh7aegbUb
uRgecQZkf7iuPiMCDU902frswtd7TcXDBi4BPwJo6HyPiCOH/6T3lkVzuD6Hlf75
GjVmHfXjw2JNxk0vATokKNx+S1IjhPzROuUx/oiSvccHul5v3hU9cw7cMtBZEeIa
OuDdUEn+roiVO/oEWPkwlpxSBzRyEzbTSatgHbEn2OOiWR7q2F99Uj8dm3XEBili
SZNIgQ6XSHUbjKJ2IAyVHq8p946QisI5zi1T4I6P5e+vkYa2sdt8Ic3h6EiS2UG5
nbL7XsKtdmWZglo/NpGn
=3gnR
-----END PGP SIGNATURE-----
Merge remote-tracking branch 'remotes/philmd-gitlab/tags/pflash-next-20190701' into staging
Implement the following AMD command-set parallel flash functionality:
- nonuniform sector sizes;
- erase suspend/resume commands; and
- multi-sector erase.
# gpg: Signature made Tue 02 Jul 2019 01:54:33 BST
# gpg: using RSA key E3E32C2CDEADC0DE
# gpg: Good signature from "Philippe Mathieu-Daudé (F4BUG) <f4bug@amsat.org>" [full]
# Primary key fingerprint: FAAB E75E 1291 7221 DCFD 6BB2 E3E3 2C2C DEAD C0DE
* remotes/philmd-gitlab/tags/pflash-next-20190701: (27 commits)
hw/block/pflash_cfi02: Reduce I/O accesses to 16-bit
hw/block/pflash_cfi02: Document commands
hw/block/pflash_cfi02: Use chip erase time specified in the CFI table
hw/block/pflash_cfi02: Implement erase suspend/resume
hw/block/pflash_cfi02: Implement multi-sector erase
hw/block/pflash_cfi02: Fix reset command not ignored during erase
hw/block/pflash_cfi02: Fix CFI in autoselect mode
hw/block/pflash_cfi02: Split if() condition
hw/block/pflash_cfi02: Extract pflash_regions_count()
hw/block/pflash_cfi02: Implement nonuniform sector sizes
hw/block/pflash_cfi02: Document 'Page Mode' operations are not supported
hw/block/pflash_cfi02: Hold the PRI table offset in a variable
hw/block/pflash_cfi02: Document the current CFI values
hw/block/pflash_cfi02: Remove pointless local variable
tests/pflash-cfi02: Refactor to support testing multiple configurations
hw/block/pflash_cfi02: Fix command address comparison
hw/block/pflash_cfi02: Unify the MemoryRegionOps
hw/block/pflash_cfi02: Extract the pflash_data_read() function
hw/block/pflash_cfi02: Use the ldst API in pflash_read()
hw/block/pflash_cfi02: Use the ldst API in pflash_write()
...
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2019-07-02 18:22:17 +01:00
..
2019-06-11 14:13:09 -03:00
2019-06-16 16:44:44 -04:00
2019-06-24 16:01:04 +02:00
2019-06-12 13:20:21 +02:00
2019-06-12 13:20:20 +02:00
2019-06-04 15:20:41 +02:00
2019-06-12 18:35:26 +02:00
2019-07-02 03:53:05 +02:00
2019-07-02 11:48:39 +01:00
2019-06-12 13:20:20 +02:00
2019-06-12 17:53:22 +01:00
2019-06-12 13:18:33 +02:00
2019-05-20 18:40:02 -04:00
2019-05-20 18:40:02 -04:00
2019-06-16 16:44:44 -04:00
2019-06-05 15:54:15 -04:00
2019-06-12 13:20:21 +02:00
2019-06-12 13:20:21 +02:00
2019-05-21 10:00:41 +02:00
2019-05-08 17:45:54 +02:00
2019-06-03 14:03:02 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:20:20 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-05-23 14:10:31 +02:00
2019-05-21 10:00:46 +02:00
2019-05-08 16:59:28 +02:00
2019-06-12 13:20:20 +02:00
2019-06-12 13:18:33 +02:00
2019-05-08 17:45:54 +02:00
2019-06-11 20:22:09 +02:00
2019-06-05 12:44:03 +02:00
2019-07-02 02:16:50 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-05-21 10:00:32 +02:00
2019-06-12 13:18:33 +02:00
2019-06-03 14:03:02 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-07-02 02:34:55 +02:00
2019-05-21 10:00:27 +02:00
2019-05-08 16:59:28 +02:00
2019-05-21 10:00:37 +02:00
2019-06-12 13:18:33 +02:00
2019-05-26 17:45:02 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:20:21 +02:00
2019-06-12 13:18:33 +02:00
2019-05-08 16:59:28 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-04 16:55:58 +02:00
2019-06-04 15:22:22 +02:00
2019-06-04 15:22:22 +02:00
2019-06-04 15:22:22 +02:00
2019-06-18 16:41:10 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:20:20 +02:00
2019-06-12 13:20:20 +02:00
2019-05-08 16:59:28 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 18:35:17 +02:00
2019-06-03 14:03:00 +02:00
2019-06-12 13:18:33 +02:00
2019-06-18 08:14:17 +02:00
2019-06-12 13:18:33 +02:00
2019-06-03 14:03:02 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-05-13 08:58:55 +02:00
2019-05-08 16:59:28 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-11 20:22:09 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-07-02 10:21:07 +08:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-06-12 13:18:33 +02:00
2019-05-20 18:40:02 -04:00
2019-06-12 13:18:33 +02:00