mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
qemu/target/riscv/insn_trans
History
Bastian Koppelmann 8dc9e8a8b0 target/riscv: Rename trans_arith to gen_arith 
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
2019-03-13 10:40:50 +01:00
..
trans_privileged.inc.c
target/riscv: Convert RV priv insns to decodetree
2019-03-13 10:34:06 +01:00
trans_rva.inc.c
target/riscv: Convert RV64A insns to decodetree
2019-03-13 10:34:06 +01:00
trans_rvc.inc.c
target/riscv: Convert quadrant 2 of RVXC insns to decodetree
2019-03-13 10:40:46 +01:00
trans_rvd.inc.c
target/riscv: Convert RV64D insns to decodetree
2019-03-13 10:34:06 +01:00
trans_rvf.inc.c
target/riscv: Convert RV64F insns to decodetree
2019-03-13 10:34:06 +01:00
trans_rvi.inc.c
target/riscv: Rename trans_arith to gen_arith
2019-03-13 10:40:50 +01:00
trans_rvm.inc.c
target/riscv: Rename trans_arith to gen_arith
2019-03-13 10:40:50 +01:00