Alistair Francis 419ddf00ed target/riscv: Remove the hardcoded SATP_MODE macro ...

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 6b701769d6621f45ba1739334198e36a64fe04df.1619234854.git.alistair.francis@wdc.com

2021-05-11 20:02:07 +10:00

..

insn_trans

riscv: Add semihosting support

2021-01-18 10:05:06 +00:00

arch_dump.c

target-riscv: support QMP dump-guest-memory

2021-03-04 09:43:29 -05:00

cpu_bits.h

target/riscv: Remove the hardcoded SATP_MODE macro

2021-05-11 20:02:07 +10:00

cpu_helper.c

target/riscv: Remove the hardcoded SATP_MODE macro

2021-05-11 20:02:07 +10:00

cpu_user.h

…

cpu-param.h

…

cpu.c

target/riscv: Remove the hardcoded RVXLEN macro

2021-05-11 20:02:07 +10:00

cpu.h

target/riscv: Remove the hardcoded RVXLEN macro

2021-05-11 20:02:07 +10:00

csr.c

target/riscv: Remove the hardcoded SATP_MODE macro

2021-05-11 20:02:07 +10:00

fpu_helper.c

…

gdbstub.c

target/riscv: Use RISCVException enum for CSR access

2021-05-11 20:02:06 +10:00

helper.h

…

insn16-32.decode

…

insn16-64.decode

…

insn16.decode

…

insn32-64.decode

…

insn32.decode

…

instmap.h

…

internals.h

…

machine.c

target/riscv: Remove privilege v1.9 specific CSR related code

2021-05-11 20:01:10 +10:00

meson.build

target-riscv: support QMP dump-guest-memory

2021-03-04 09:43:29 -05:00

monitor.c

target/riscv: Remove the hardcoded SATP_MODE macro

2021-05-11 20:02:07 +10:00

op_helper.c

target/riscv: Use RISCVException enum for CSR access

2021-05-11 20:02:06 +10:00

pmp.c

target/riscv/pmp: Remove outdated comment

2021-05-11 20:02:06 +10:00

pmp.h

target/riscv: Add ePMP CSR access functions

2021-05-11 20:02:06 +10:00

trace-events

target/riscv: Add ePMP CSR access functions

2021-05-11 20:02:06 +10:00

trace.h

…

translate.c

target/riscv: Remove the hardcoded MSTATUS_SD macro

2021-05-11 20:02:07 +10:00

vector_helper.c

target/riscv: fix vrgather macro index variable type bug

2021-05-11 20:02:07 +10:00