mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
qemu/target/riscv
History
Marc-André Lureau 0f9668e0c1 Remove qemu-common.h include from most units 
Signed-off-by: Marc-André Lureau <marcandre.lureau@redhat.com>
Message-Id: <20220323155743.1585078-33-marcandre.lureau@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2022-04-06 14:31:55 +02:00
..
insn_trans
Replace config-time define HOST_WORDS_BIGENDIAN
2022-04-06 10:50:37 +02:00
arch_dump.c
…
bitmanip_helper.c
…
cpu_bits.h
target/riscv: add support for svpbmt extension
2022-02-16 12:25:52 +10:00
cpu_helper.c
target/riscv: hardwire mstatus.FS to zero when enable zfinx
2022-03-03 13:14:50 +10:00
cpu_user.h
…
cpu-param.h
…
cpu.c
target/riscv: expose zfinx, zdinx, zhinx{min} properties
2022-03-03 13:14:50 +10:00
cpu.h
Move CPU softfloat unions to cpu-float.h
2022-04-06 14:31:43 +02:00
csr.c
target/riscv: Avoid leaking "no translation" TLB entries
2022-04-01 08:40:42 +10:00
fpu_helper.c
target/riscv: add support for zhinx/zhinxmin
2022-03-03 13:14:50 +10:00
gdbstub.c
target/riscv: correct "code should not be reached" for x-rv128
2022-02-16 12:24:18 +10:00
helper.h
target/riscv: add support for zhinx/zhinxmin
2022-03-03 13:14:50 +10:00
insn16.decode
target/riscv: accessors to registers upper part and 128-bit load/store
2022-01-08 15:46:10 +10:00
insn32.decode
target/riscv: add support for svinval extension
2022-02-16 12:25:52 +10:00
instmap.h
…
internals.h
target/riscv: add support for zhinx/zhinxmin
2022-03-03 13:14:50 +10:00
Kconfig
…
kvm_riscv.h
target/riscv: Support setting external interrupt by KVM
2022-01-21 15:52:56 +10:00
kvm-stub.c
target/riscv: Support setting external interrupt by KVM
2022-01-21 15:52:56 +10:00
kvm.c
Remove qemu-common.h include from most units
2022-04-06 14:31:55 +02:00
m128_helper.c
target/riscv: support for 128-bit M extension
2022-01-08 15:46:10 +10:00
machine.c
target/riscv: Implement AIA xiselect and xireg CSRs
2022-02-16 12:24:19 +10:00
meson.build
target/riscv: Add XVentanaCondOps custom extension
2022-02-16 12:24:18 +10:00
monitor.c
target/riscv: Replace riscv_cpu_is_32bit with riscv_cpu_mxl
2021-10-22 07:47:51 +10:00
op_helper.c
target/riscv: Adjust csr write mask with XLEN
2022-01-21 15:52:57 +10:00
pmp.c
target/riscv: Adjust pmpcfg access with mxl
2022-01-21 15:52:57 +10:00
pmp.h
target: Include missing 'cpu.h'
2022-03-06 13:15:42 +01:00
sbi_ecall_interface.h
target/riscv: Handle KVM_EXIT_RISCV_SBI exit
2022-01-21 15:52:56 +10:00
trace-events
…
trace.h
…
translate.c
target/riscv: add support for zdinx
2022-03-03 13:14:50 +10:00
vector_helper.c
Replace config-time define HOST_WORDS_BIGENDIAN
2022-04-06 10:50:37 +02:00
XVentanaCondOps.decode
target/riscv: Add XVentanaCondOps custom extension
2022-02-16 12:24:18 +10:00