Cédric Le Goater
0d72c71702
aspeed/smc: Add DMA calibration settings ...
When doing calibration, the SPI clock rate in the CE0 Control Register
and the read delay cycles in the Read Timing Compensation Register are
set using bit[11:4] of the DMA Control Register.
Signed-off-by: Cédric Le Goater <clg@kaod.org>
Acked-by: Joel Stanley <joel@jms.id.au>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 20190904070506.1052-7-clg@kaod.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2019-09-13 16:05:01 +01:00
2019-08-20 17:26:19 +02:00
2019-09-03 11:26:55 -03:00
2019-08-16 13:31:53 +02:00
2019-09-13 16:05:01 +01:00
2019-08-21 09:13:37 +02:00
2019-09-03 16:11:18 +01:00
2019-09-07 08:32:12 +02:00
2019-09-04 17:22:34 +01:00
2019-08-21 13:24:01 +02:00
2019-09-07 08:30:34 +02:00
2019-09-03 16:20:34 +01:00
2019-09-13 16:05:00 +01:00
2019-08-16 13:31:53 +02:00
2019-08-16 13:31:53 +02:00
2019-09-03 14:39:46 -03:00
2019-08-16 19:14:04 -04:00
2019-08-16 13:37:36 +02:00
2019-09-03 08:30:39 -07:00
2019-08-21 10:56:19 +02:00
2019-08-21 13:24:01 +02:00
2019-09-07 08:32:34 +02:00
2019-09-03 11:26:55 -03:00
2019-08-20 09:11:17 +02:00
2019-08-19 19:53:37 +02:00
2019-09-10 09:38:33 +01:00
2019-09-12 11:13:55 +01:00
2019-08-16 13:31:53 +02:00
2019-08-16 13:37:36 +02:00
2019-08-16 13:31:53 +02:00
2019-09-03 11:26:55 -03:00
2019-08-20 09:11:17 +02:00
2019-09-12 11:15:03 +01:00
2019-08-16 13:37:36 +02:00
2019-08-16 13:31:53 +02:00
2019-09-12 11:15:03 +01:00
2019-08-22 16:52:23 +01:00
2019-08-16 13:31:53 +02:00
2019-08-16 13:31:53 +02:00
2019-08-16 13:37:36 +02:00
2019-08-16 13:37:36 +02:00
2019-08-20 09:11:17 +02:00
2019-09-13 16:05:01 +01:00
2019-09-03 16:20:34 +01:00
2019-08-16 13:31:53 +02:00
2019-08-29 07:31:12 +02:00
2019-09-03 08:30:39 -07:00
2019-09-04 17:22:34 +01:00
2019-08-16 13:37:36 +02:00
2019-08-27 14:18:28 +01:00
2019-08-16 13:31:53 +02:00
2019-08-16 13:37:36 +02:00
2019-08-20 09:11:05 +02:00
0d72c71702