Scott Wood 03274d44f6 openpic: fix timer address decoding
The timer memory range begins at 0x10f0, so that address 0x1120 shows
up as 0x30, 0x1130 shows up as 0x40, etc.  However, the address
decoding (other than TFRR) is not adjusted for this, causing the
wrong registers to be accessed.

Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
2013-01-25 22:02:56 +01:00
2013-01-10 15:11:53 -06:00
2013-01-24 15:37:55 +01:00
2013-01-25 22:02:56 +01:00
2012-12-19 08:29:06 +01:00
2013-01-18 19:06:57 +01:00
2013-01-21 09:17:16 +01:00
2013-01-21 09:17:16 +01:00
2013-01-12 12:26:16 +00:00
2013-01-17 10:51:42 +01:00
2013-01-15 04:09:13 +01:00
2012-12-20 23:08:47 +01:00
2013-01-17 10:24:52 -02:00
2013-01-17 10:24:52 -02:00
2013-01-25 22:02:53 +01:00
2012-12-20 23:09:25 +01:00
2013-01-17 10:24:52 -02:00
2013-01-15 04:09:14 +01:00

Read the documentation in qemu-doc.html or on http://wiki.qemu.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%