2012-04-29 20:39:13 +04:00
|
|
|
/*
|
|
|
|
* x86 memory access helpers
|
|
|
|
*
|
|
|
|
* Copyright (c) 2003 Fabrice Bellard
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
2016-01-26 21:17:03 +03:00
|
|
|
#include "qemu/osdep.h"
|
2012-04-29 20:39:13 +04:00
|
|
|
#include "cpu.h"
|
2014-04-08 09:31:41 +04:00
|
|
|
#include "exec/helper-proto.h"
|
2016-03-15 15:18:37 +03:00
|
|
|
#include "exec/exec-all.h"
|
2014-03-28 22:42:10 +04:00
|
|
|
#include "exec/cpu_ldst.h"
|
2012-04-29 20:39:13 +04:00
|
|
|
|
|
|
|
/* broken thread support */
|
|
|
|
|
2015-08-10 18:27:02 +03:00
|
|
|
#if defined(CONFIG_USER_ONLY)
|
|
|
|
QemuMutex global_cpu_lock;
|
2012-04-29 20:39:13 +04:00
|
|
|
|
|
|
|
void helper_lock(void)
|
|
|
|
{
|
2015-08-10 18:27:02 +03:00
|
|
|
qemu_mutex_lock(&global_cpu_lock);
|
2012-04-29 20:39:13 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
void helper_unlock(void)
|
|
|
|
{
|
2015-08-10 18:27:02 +03:00
|
|
|
qemu_mutex_unlock(&global_cpu_lock);
|
2012-04-29 20:39:13 +04:00
|
|
|
}
|
|
|
|
|
2015-08-10 18:27:02 +03:00
|
|
|
void helper_lock_init(void)
|
|
|
|
{
|
|
|
|
qemu_mutex_init(&global_cpu_lock);
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
void helper_lock(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
void helper_unlock(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
void helper_lock_init(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2012-04-30 00:35:48 +04:00
|
|
|
void helper_cmpxchg8b(CPUX86State *env, target_ulong a0)
|
2012-04-29 20:39:13 +04:00
|
|
|
{
|
|
|
|
uint64_t d;
|
|
|
|
int eflags;
|
|
|
|
|
2012-04-29 16:45:34 +04:00
|
|
|
eflags = cpu_cc_compute_all(env, CC_OP);
|
2015-07-10 12:57:30 +03:00
|
|
|
d = cpu_ldq_data_ra(env, a0, GETPC());
|
2013-05-28 12:21:02 +04:00
|
|
|
if (d == (((uint64_t)env->regs[R_EDX] << 32) | (uint32_t)env->regs[R_EAX])) {
|
2015-07-10 12:57:30 +03:00
|
|
|
cpu_stq_data_ra(env, a0, ((uint64_t)env->regs[R_ECX] << 32)
|
|
|
|
| (uint32_t)env->regs[R_EBX], GETPC());
|
2012-04-29 20:39:13 +04:00
|
|
|
eflags |= CC_Z;
|
|
|
|
} else {
|
|
|
|
/* always do the store */
|
2015-07-10 12:57:30 +03:00
|
|
|
cpu_stq_data_ra(env, a0, d, GETPC());
|
2013-05-28 12:21:02 +04:00
|
|
|
env->regs[R_EDX] = (uint32_t)(d >> 32);
|
2013-05-28 12:20:59 +04:00
|
|
|
env->regs[R_EAX] = (uint32_t)d;
|
2012-04-29 20:39:13 +04:00
|
|
|
eflags &= ~CC_Z;
|
|
|
|
}
|
|
|
|
CC_SRC = eflags;
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef TARGET_X86_64
|
2012-04-30 00:35:48 +04:00
|
|
|
void helper_cmpxchg16b(CPUX86State *env, target_ulong a0)
|
2012-04-29 20:39:13 +04:00
|
|
|
{
|
|
|
|
uint64_t d0, d1;
|
|
|
|
int eflags;
|
|
|
|
|
|
|
|
if ((a0 & 0xf) != 0) {
|
2015-07-10 12:57:30 +03:00
|
|
|
raise_exception_ra(env, EXCP0D_GPF, GETPC());
|
2012-04-29 20:39:13 +04:00
|
|
|
}
|
2012-04-29 16:45:34 +04:00
|
|
|
eflags = cpu_cc_compute_all(env, CC_OP);
|
2015-07-10 12:57:30 +03:00
|
|
|
d0 = cpu_ldq_data_ra(env, a0, GETPC());
|
|
|
|
d1 = cpu_ldq_data_ra(env, a0 + 8, GETPC());
|
2013-05-28 12:21:02 +04:00
|
|
|
if (d0 == env->regs[R_EAX] && d1 == env->regs[R_EDX]) {
|
2015-07-10 12:57:30 +03:00
|
|
|
cpu_stq_data_ra(env, a0, env->regs[R_EBX], GETPC());
|
|
|
|
cpu_stq_data_ra(env, a0 + 8, env->regs[R_ECX], GETPC());
|
2012-04-29 20:39:13 +04:00
|
|
|
eflags |= CC_Z;
|
|
|
|
} else {
|
|
|
|
/* always do the store */
|
2015-07-10 12:57:30 +03:00
|
|
|
cpu_stq_data_ra(env, a0, d0, GETPC());
|
|
|
|
cpu_stq_data_ra(env, a0 + 8, d1, GETPC());
|
2013-05-28 12:21:02 +04:00
|
|
|
env->regs[R_EDX] = d1;
|
2013-05-28 12:20:59 +04:00
|
|
|
env->regs[R_EAX] = d0;
|
2012-04-29 20:39:13 +04:00
|
|
|
eflags &= ~CC_Z;
|
|
|
|
}
|
|
|
|
CC_SRC = eflags;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2012-04-30 00:35:48 +04:00
|
|
|
void helper_boundw(CPUX86State *env, target_ulong a0, int v)
|
2012-04-29 20:39:13 +04:00
|
|
|
{
|
|
|
|
int low, high;
|
|
|
|
|
2015-07-10 12:57:30 +03:00
|
|
|
low = cpu_ldsw_data_ra(env, a0, GETPC());
|
|
|
|
high = cpu_ldsw_data_ra(env, a0 + 2, GETPC());
|
2012-04-29 20:39:13 +04:00
|
|
|
v = (int16_t)v;
|
|
|
|
if (v < low || v > high) {
|
2015-07-06 21:37:40 +03:00
|
|
|
if (env->hflags & HF_MPX_EN_MASK) {
|
|
|
|
env->bndcs_regs.sts = 0;
|
|
|
|
}
|
2015-07-10 12:57:30 +03:00
|
|
|
raise_exception_ra(env, EXCP05_BOUND, GETPC());
|
2012-04-29 20:39:13 +04:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-04-30 00:35:48 +04:00
|
|
|
void helper_boundl(CPUX86State *env, target_ulong a0, int v)
|
2012-04-29 20:39:13 +04:00
|
|
|
{
|
|
|
|
int low, high;
|
|
|
|
|
2015-07-10 12:57:30 +03:00
|
|
|
low = cpu_ldl_data_ra(env, a0, GETPC());
|
|
|
|
high = cpu_ldl_data_ra(env, a0 + 4, GETPC());
|
2012-04-29 20:39:13 +04:00
|
|
|
if (v < low || v > high) {
|
2015-07-06 21:37:40 +03:00
|
|
|
if (env->hflags & HF_MPX_EN_MASK) {
|
|
|
|
env->bndcs_regs.sts = 0;
|
|
|
|
}
|
2015-07-10 12:57:30 +03:00
|
|
|
raise_exception_ra(env, EXCP05_BOUND, GETPC());
|
2012-04-29 20:39:13 +04:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
/* try to fill the TLB and return an exception if error. If retaddr is
|
2013-08-27 02:28:06 +04:00
|
|
|
* NULL, it means that the function was called in C code (i.e. not
|
|
|
|
* from generated code or from helper.c)
|
|
|
|
*/
|
2012-04-29 20:39:13 +04:00
|
|
|
/* XXX: fix it to restore all registers */
|
2016-06-14 15:26:17 +03:00
|
|
|
void tlb_fill(CPUState *cs, target_ulong addr, MMUAccessType access_type,
|
|
|
|
int mmu_idx, uintptr_t retaddr)
|
2012-04-29 20:39:13 +04:00
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
2016-06-14 15:26:17 +03:00
|
|
|
ret = x86_cpu_handle_mmu_fault(cs, addr, access_type, mmu_idx);
|
2012-04-29 20:39:13 +04:00
|
|
|
if (ret) {
|
2013-08-27 02:28:06 +04:00
|
|
|
X86CPU *cpu = X86_CPU(cs);
|
|
|
|
CPUX86State *env = &cpu->env;
|
|
|
|
|
2015-07-10 12:57:30 +03:00
|
|
|
raise_exception_err_ra(env, cs->exception_index, env->error_code, retaddr);
|
2012-04-29 20:39:13 +04:00
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif
|