2012-04-11 03:22:08 +04:00
|
|
|
/*
|
|
|
|
* QEMU LatticeMico32 CPU
|
|
|
|
*
|
|
|
|
* Copyright (c) 2012 SUSE LINUX Products GmbH
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see
|
|
|
|
* <http://www.gnu.org/licenses/lgpl-2.1.html>
|
|
|
|
*/
|
|
|
|
|
2016-01-26 21:16:57 +03:00
|
|
|
#include "qemu/osdep.h"
|
2012-05-06 14:40:55 +04:00
|
|
|
#include "cpu.h"
|
2012-04-11 03:22:08 +04:00
|
|
|
#include "qemu-common.h"
|
|
|
|
|
|
|
|
|
2013-06-21 21:09:18 +04:00
|
|
|
static void lm32_cpu_set_pc(CPUState *cs, vaddr value)
|
|
|
|
{
|
|
|
|
LM32CPU *cpu = LM32_CPU(cs);
|
|
|
|
|
|
|
|
cpu->env.pc = value;
|
|
|
|
}
|
|
|
|
|
2013-09-17 20:33:16 +04:00
|
|
|
/* Sort alphabetically by type name. */
|
|
|
|
static gint lm32_cpu_list_compare(gconstpointer a, gconstpointer b)
|
|
|
|
{
|
|
|
|
ObjectClass *class_a = (ObjectClass *)a;
|
|
|
|
ObjectClass *class_b = (ObjectClass *)b;
|
|
|
|
const char *name_a, *name_b;
|
|
|
|
|
|
|
|
name_a = object_class_get_name(class_a);
|
|
|
|
name_b = object_class_get_name(class_b);
|
|
|
|
return strcmp(name_a, name_b);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void lm32_cpu_list_entry(gpointer data, gpointer user_data)
|
|
|
|
{
|
|
|
|
ObjectClass *oc = data;
|
|
|
|
CPUListState *s = user_data;
|
|
|
|
const char *typename = object_class_get_name(oc);
|
|
|
|
char *name;
|
|
|
|
|
|
|
|
name = g_strndup(typename, strlen(typename) - strlen("-" TYPE_LM32_CPU));
|
|
|
|
(*s->cpu_fprintf)(s->file, " %s\n", name);
|
|
|
|
g_free(name);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void lm32_cpu_list(FILE *f, fprintf_function cpu_fprintf)
|
|
|
|
{
|
|
|
|
CPUListState s = {
|
|
|
|
.file = f,
|
|
|
|
.cpu_fprintf = cpu_fprintf,
|
|
|
|
};
|
|
|
|
GSList *list;
|
|
|
|
|
|
|
|
list = object_class_get_list(TYPE_LM32_CPU, false);
|
|
|
|
list = g_slist_sort(list, lm32_cpu_list_compare);
|
|
|
|
(*cpu_fprintf)(f, "Available CPUs:\n");
|
|
|
|
g_slist_foreach(list, lm32_cpu_list_entry, &s);
|
|
|
|
g_slist_free(list);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void lm32_cpu_init_cfg_reg(LM32CPU *cpu)
|
|
|
|
{
|
|
|
|
CPULM32State *env = &cpu->env;
|
|
|
|
uint32_t cfg = 0;
|
|
|
|
|
|
|
|
if (cpu->features & LM32_FEATURE_MULTIPLY) {
|
|
|
|
cfg |= CFG_M;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (cpu->features & LM32_FEATURE_DIVIDE) {
|
|
|
|
cfg |= CFG_D;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (cpu->features & LM32_FEATURE_SHIFT) {
|
|
|
|
cfg |= CFG_S;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (cpu->features & LM32_FEATURE_SIGN_EXTEND) {
|
|
|
|
cfg |= CFG_X;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (cpu->features & LM32_FEATURE_I_CACHE) {
|
|
|
|
cfg |= CFG_IC;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (cpu->features & LM32_FEATURE_D_CACHE) {
|
|
|
|
cfg |= CFG_DC;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (cpu->features & LM32_FEATURE_CYCLE_COUNT) {
|
|
|
|
cfg |= CFG_CC;
|
|
|
|
}
|
|
|
|
|
|
|
|
cfg |= (cpu->num_interrupts << CFG_INT_SHIFT);
|
|
|
|
cfg |= (cpu->num_breakpoints << CFG_BP_SHIFT);
|
|
|
|
cfg |= (cpu->num_watchpoints << CFG_WP_SHIFT);
|
|
|
|
cfg |= (cpu->revision << CFG_REV_SHIFT);
|
|
|
|
|
|
|
|
env->cfg = cfg;
|
|
|
|
}
|
|
|
|
|
2013-08-25 20:53:55 +04:00
|
|
|
static bool lm32_cpu_has_work(CPUState *cs)
|
|
|
|
{
|
|
|
|
return cs->interrupt_request & CPU_INTERRUPT_HARD;
|
|
|
|
}
|
|
|
|
|
2012-04-11 03:22:08 +04:00
|
|
|
/* CPUClass::reset() */
|
|
|
|
static void lm32_cpu_reset(CPUState *s)
|
|
|
|
{
|
|
|
|
LM32CPU *cpu = LM32_CPU(s);
|
|
|
|
LM32CPUClass *lcc = LM32_CPU_GET_CLASS(cpu);
|
|
|
|
CPULM32State *env = &cpu->env;
|
|
|
|
|
|
|
|
lcc->parent_reset(s);
|
|
|
|
|
2012-04-11 03:37:45 +04:00
|
|
|
/* reset cpu state */
|
2013-08-26 23:22:53 +04:00
|
|
|
memset(env, 0, offsetof(CPULM32State, eba));
|
2013-02-26 22:51:52 +04:00
|
|
|
|
2013-09-17 20:33:16 +04:00
|
|
|
lm32_cpu_init_cfg_reg(cpu);
|
2013-09-04 04:19:44 +04:00
|
|
|
tlb_flush(s, 1);
|
2012-04-11 03:22:08 +04:00
|
|
|
}
|
|
|
|
|
2015-07-12 05:00:02 +03:00
|
|
|
static void lm32_cpu_disas_set_info(CPUState *cpu, disassemble_info *info)
|
|
|
|
{
|
|
|
|
info->mach = bfd_mach_lm32;
|
|
|
|
info->print_insn = print_insn_lm32;
|
|
|
|
}
|
|
|
|
|
2013-01-16 06:31:27 +04:00
|
|
|
static void lm32_cpu_realizefn(DeviceState *dev, Error **errp)
|
|
|
|
{
|
2013-07-27 04:53:25 +04:00
|
|
|
CPUState *cs = CPU(dev);
|
2013-01-16 06:31:27 +04:00
|
|
|
LM32CPUClass *lcc = LM32_CPU_GET_CLASS(dev);
|
|
|
|
|
2013-07-27 04:53:25 +04:00
|
|
|
cpu_reset(cs);
|
|
|
|
|
|
|
|
qemu_init_vcpu(cs);
|
2013-01-16 06:31:27 +04:00
|
|
|
|
|
|
|
lcc->parent_realize(dev, errp);
|
|
|
|
}
|
|
|
|
|
2012-04-11 03:33:33 +04:00
|
|
|
static void lm32_cpu_initfn(Object *obj)
|
|
|
|
{
|
2013-01-17 15:13:41 +04:00
|
|
|
CPUState *cs = CPU(obj);
|
2012-04-11 03:33:33 +04:00
|
|
|
LM32CPU *cpu = LM32_CPU(obj);
|
|
|
|
CPULM32State *env = &cpu->env;
|
2013-01-20 03:05:12 +04:00
|
|
|
static bool tcg_initialized;
|
2012-04-11 03:33:33 +04:00
|
|
|
|
2013-01-17 15:13:41 +04:00
|
|
|
cs->env_ptr = env;
|
2015-06-24 05:31:18 +03:00
|
|
|
cpu_exec_init(cs, &error_abort);
|
2012-04-11 03:33:33 +04:00
|
|
|
|
|
|
|
env->flags = 0;
|
2013-01-20 03:05:12 +04:00
|
|
|
|
|
|
|
if (tcg_enabled() && !tcg_initialized) {
|
|
|
|
tcg_initialized = true;
|
|
|
|
lm32_translate_init();
|
|
|
|
}
|
2012-04-11 03:33:33 +04:00
|
|
|
}
|
|
|
|
|
2013-09-17 20:33:16 +04:00
|
|
|
static void lm32_basic_cpu_initfn(Object *obj)
|
|
|
|
{
|
|
|
|
LM32CPU *cpu = LM32_CPU(obj);
|
|
|
|
|
|
|
|
cpu->revision = 3;
|
|
|
|
cpu->num_interrupts = 32;
|
|
|
|
cpu->num_breakpoints = 4;
|
|
|
|
cpu->num_watchpoints = 4;
|
|
|
|
cpu->features = LM32_FEATURE_SHIFT
|
|
|
|
| LM32_FEATURE_SIGN_EXTEND
|
|
|
|
| LM32_FEATURE_CYCLE_COUNT;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void lm32_standard_cpu_initfn(Object *obj)
|
|
|
|
{
|
|
|
|
LM32CPU *cpu = LM32_CPU(obj);
|
|
|
|
|
|
|
|
cpu->revision = 3;
|
|
|
|
cpu->num_interrupts = 32;
|
|
|
|
cpu->num_breakpoints = 4;
|
|
|
|
cpu->num_watchpoints = 4;
|
|
|
|
cpu->features = LM32_FEATURE_MULTIPLY
|
|
|
|
| LM32_FEATURE_DIVIDE
|
|
|
|
| LM32_FEATURE_SHIFT
|
|
|
|
| LM32_FEATURE_SIGN_EXTEND
|
|
|
|
| LM32_FEATURE_I_CACHE
|
|
|
|
| LM32_FEATURE_CYCLE_COUNT;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void lm32_full_cpu_initfn(Object *obj)
|
|
|
|
{
|
|
|
|
LM32CPU *cpu = LM32_CPU(obj);
|
|
|
|
|
|
|
|
cpu->revision = 3;
|
|
|
|
cpu->num_interrupts = 32;
|
|
|
|
cpu->num_breakpoints = 4;
|
|
|
|
cpu->num_watchpoints = 4;
|
|
|
|
cpu->features = LM32_FEATURE_MULTIPLY
|
|
|
|
| LM32_FEATURE_DIVIDE
|
|
|
|
| LM32_FEATURE_SHIFT
|
|
|
|
| LM32_FEATURE_SIGN_EXTEND
|
|
|
|
| LM32_FEATURE_I_CACHE
|
|
|
|
| LM32_FEATURE_D_CACHE
|
|
|
|
| LM32_FEATURE_CYCLE_COUNT;
|
|
|
|
}
|
|
|
|
|
|
|
|
typedef struct LM32CPUInfo {
|
|
|
|
const char *name;
|
|
|
|
void (*initfn)(Object *obj);
|
|
|
|
} LM32CPUInfo;
|
|
|
|
|
|
|
|
static const LM32CPUInfo lm32_cpus[] = {
|
|
|
|
{
|
|
|
|
.name = "lm32-basic",
|
|
|
|
.initfn = lm32_basic_cpu_initfn,
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "lm32-standard",
|
|
|
|
.initfn = lm32_standard_cpu_initfn,
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.name = "lm32-full",
|
|
|
|
.initfn = lm32_full_cpu_initfn,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static ObjectClass *lm32_cpu_class_by_name(const char *cpu_model)
|
|
|
|
{
|
|
|
|
ObjectClass *oc;
|
|
|
|
char *typename;
|
|
|
|
|
|
|
|
if (cpu_model == NULL) {
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
typename = g_strdup_printf("%s-" TYPE_LM32_CPU, cpu_model);
|
|
|
|
oc = object_class_by_name(typename);
|
|
|
|
g_free(typename);
|
|
|
|
if (oc != NULL && (!object_class_dynamic_cast(oc, TYPE_LM32_CPU) ||
|
|
|
|
object_class_is_abstract(oc))) {
|
|
|
|
oc = NULL;
|
|
|
|
}
|
|
|
|
return oc;
|
|
|
|
}
|
|
|
|
|
2012-04-11 03:22:08 +04:00
|
|
|
static void lm32_cpu_class_init(ObjectClass *oc, void *data)
|
|
|
|
{
|
|
|
|
LM32CPUClass *lcc = LM32_CPU_CLASS(oc);
|
|
|
|
CPUClass *cc = CPU_CLASS(oc);
|
2013-01-16 06:31:27 +04:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
|
|
|
|
|
|
|
lcc->parent_realize = dc->realize;
|
|
|
|
dc->realize = lm32_cpu_realizefn;
|
2012-04-11 03:22:08 +04:00
|
|
|
|
|
|
|
lcc->parent_reset = cc->reset;
|
|
|
|
cc->reset = lm32_cpu_reset;
|
2013-02-02 13:57:51 +04:00
|
|
|
|
2013-09-17 20:33:16 +04:00
|
|
|
cc->class_by_name = lm32_cpu_class_by_name;
|
2013-08-25 20:53:55 +04:00
|
|
|
cc->has_work = lm32_cpu_has_work;
|
2013-02-02 13:57:51 +04:00
|
|
|
cc->do_interrupt = lm32_cpu_do_interrupt;
|
2014-09-13 20:45:31 +04:00
|
|
|
cc->cpu_exec_interrupt = lm32_cpu_exec_interrupt;
|
2013-05-27 03:33:50 +04:00
|
|
|
cc->dump_state = lm32_cpu_dump_state;
|
2013-06-21 21:09:18 +04:00
|
|
|
cc->set_pc = lm32_cpu_set_pc;
|
2013-06-29 06:18:45 +04:00
|
|
|
cc->gdb_read_register = lm32_cpu_gdb_read_register;
|
|
|
|
cc->gdb_write_register = lm32_cpu_gdb_write_register;
|
2013-08-26 05:01:33 +04:00
|
|
|
#ifdef CONFIG_USER_ONLY
|
|
|
|
cc->handle_mmu_fault = lm32_cpu_handle_mmu_fault;
|
|
|
|
#else
|
2013-06-29 20:55:54 +04:00
|
|
|
cc->get_phys_page_debug = lm32_cpu_get_phys_page_debug;
|
|
|
|
cc->vmsd = &vmstate_lm32_cpu;
|
|
|
|
#endif
|
2013-06-29 01:18:47 +04:00
|
|
|
cc->gdb_num_core_regs = 32 + 7;
|
2014-09-12 22:04:17 +04:00
|
|
|
cc->gdb_stop_before_watchpoint = true;
|
2014-09-12 17:06:48 +04:00
|
|
|
cc->debug_excp_handler = lm32_debug_excp_handler;
|
2015-07-12 05:00:02 +03:00
|
|
|
cc->disas_set_info = lm32_cpu_disas_set_info;
|
qdev: Protect device-list-properties against broken devices
Several devices don't survive object_unref(object_new(T)): they crash
or hang during cleanup, or they leave dangling pointers behind.
This breaks at least device-list-properties, because
qmp_device_list_properties() needs to create a device to find its
properties. Broken in commit f4eb32b "qmp: show QOM properties in
device-list-properties", v2.1. Example reproducer:
$ qemu-system-aarch64 -nodefaults -display none -machine none -S -qmp stdio
{"QMP": {"version": {"qemu": {"micro": 50, "minor": 4, "major": 2}, "package": ""}, "capabilities": []}}
{ "execute": "qmp_capabilities" }
{"return": {}}
{ "execute": "device-list-properties", "arguments": { "typename": "pxa2xx-pcmcia" } }
qemu-system-aarch64: /home/armbru/work/qemu/memory.c:1307: memory_region_finalize: Assertion `((&mr->subregions)->tqh_first == ((void *)0))' failed.
Aborted (core dumped)
[Exit 134 (SIGABRT)]
Unfortunately, I can't fix the problems in these devices right now.
Instead, add DeviceClass member cannot_destroy_with_object_finalize_yet
to mark them:
* Hang during cleanup (didn't debug, so I can't say why):
"realview_pci", "versatile_pci".
* Dangling pointer in cpus: most CPUs, plus "allwinner-a10", "digic",
"fsl,imx25", "fsl,imx31", "xlnx,zynqmp", because they create such
CPUs
* Assert kvm_enabled(): "host-x86_64-cpu", host-i386-cpu",
"host-powerpc64-cpu", "host-embedded-powerpc-cpu",
"host-powerpc-cpu" (the powerpc ones can't currently reach the
assertion, because the CPUs are only registered when KVM is enabled,
but the assertion is arguably in the wrong place all the same)
Make qmp_device_list_properties() fail cleanly when the device is so
marked. This improves device-list-properties from "crashes, hangs or
leaves dangling pointers behind" to "fails". Not a complete fix, just
a better-than-nothing work-around. In the above reproducer,
device-list-properties now fails with "Can't list properties of device
'pxa2xx-pcmcia'".
This also protects -device FOO,help, which uses the same machinery
since commit ef52358 "qdev-monitor: include QOM properties in -device
FOO, help output", v2.2. Example reproducer:
$ qemu-system-aarch64 -machine none -device pxa2xx-pcmcia,help
Before:
qemu-system-aarch64: .../memory.c:1307: memory_region_finalize: Assertion `((&mr->subregions)->tqh_first == ((void *)0))' failed.
After:
Can't list properties of device 'pxa2xx-pcmcia'
Cc: "Andreas Färber" <afaerber@suse.de>
Cc: "Edgar E. Iglesias" <edgar.iglesias@gmail.com>
Cc: Alexander Graf <agraf@suse.de>
Cc: Anthony Green <green@moxielogic.com>
Cc: Aurelien Jarno <aurelien@aurel32.net>
Cc: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Cc: Blue Swirl <blauwirbel@gmail.com>
Cc: Eduardo Habkost <ehabkost@redhat.com>
Cc: Guan Xuetao <gxt@mprc.pku.edu.cn>
Cc: Jia Liu <proljc@gmail.com>
Cc: Leon Alrae <leon.alrae@imgtec.com>
Cc: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Cc: Max Filippov <jcmvbkbc@gmail.com>
Cc: Michael Walle <michael@walle.cc>
Cc: Paolo Bonzini <pbonzini@redhat.com>
Cc: Peter Maydell <peter.maydell@linaro.org>
Cc: Richard Henderson <rth@twiddle.net>
Cc: qemu-ppc@nongnu.org
Cc: qemu-stable@nongnu.org
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Reviewed-by: Eduardo Habkost <ehabkost@redhat.com>
Message-Id: <1443689999-12182-10-git-send-email-armbru@redhat.com>
2015-10-01 11:59:58 +03:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Reason: lm32_cpu_initfn() calls cpu_exec_init(), which saves
|
|
|
|
* the object in cpus -> dangling pointer after final
|
|
|
|
* object_unref().
|
|
|
|
*/
|
|
|
|
dc->cannot_destroy_with_object_finalize_yet = true;
|
2012-04-11 03:22:08 +04:00
|
|
|
}
|
|
|
|
|
2013-09-17 20:33:16 +04:00
|
|
|
static void lm32_register_cpu_type(const LM32CPUInfo *info)
|
|
|
|
{
|
|
|
|
TypeInfo type_info = {
|
|
|
|
.parent = TYPE_LM32_CPU,
|
|
|
|
.instance_init = info->initfn,
|
|
|
|
};
|
|
|
|
|
|
|
|
type_info.name = g_strdup_printf("%s-" TYPE_LM32_CPU, info->name);
|
|
|
|
type_register(&type_info);
|
|
|
|
g_free((void *)type_info.name);
|
|
|
|
}
|
|
|
|
|
2012-04-11 03:22:08 +04:00
|
|
|
static const TypeInfo lm32_cpu_type_info = {
|
|
|
|
.name = TYPE_LM32_CPU,
|
|
|
|
.parent = TYPE_CPU,
|
|
|
|
.instance_size = sizeof(LM32CPU),
|
2012-04-11 03:33:33 +04:00
|
|
|
.instance_init = lm32_cpu_initfn,
|
2013-09-17 20:33:16 +04:00
|
|
|
.abstract = true,
|
2012-04-11 03:22:08 +04:00
|
|
|
.class_size = sizeof(LM32CPUClass),
|
|
|
|
.class_init = lm32_cpu_class_init,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void lm32_cpu_register_types(void)
|
|
|
|
{
|
2013-09-17 20:33:16 +04:00
|
|
|
int i;
|
|
|
|
|
2012-04-11 03:22:08 +04:00
|
|
|
type_register_static(&lm32_cpu_type_info);
|
2013-09-17 20:33:16 +04:00
|
|
|
for (i = 0; i < ARRAY_SIZE(lm32_cpus); i++) {
|
|
|
|
lm32_register_cpu_type(&lm32_cpus[i]);
|
|
|
|
}
|
2012-04-11 03:22:08 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
type_init(lm32_cpu_register_types)
|