2018-03-02 15:31:13 +03:00
|
|
|
/*
|
2018-03-05 09:24:08 +03:00
|
|
|
* QEMU RISC-V VirtIO machine interface
|
2018-03-02 15:31:13 +03:00
|
|
|
*
|
|
|
|
* Copyright (c) 2017 SiFive, Inc.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms and conditions of the GNU General Public License,
|
|
|
|
* version 2 or later, as published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
* more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along with
|
|
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
2018-03-05 09:20:53 +03:00
|
|
|
#ifndef HW_RISCV_VIRT_H
|
|
|
|
#define HW_RISCV_VIRT_H
|
2018-03-02 15:31:13 +03:00
|
|
|
|
2019-08-12 08:23:31 +03:00
|
|
|
#include "hw/riscv/riscv_hart.h"
|
|
|
|
#include "hw/sysbus.h"
|
2019-10-09 02:32:25 +03:00
|
|
|
#include "hw/block/flash.h"
|
2020-09-03 23:43:22 +03:00
|
|
|
#include "qom/object.h"
|
2019-08-12 08:23:31 +03:00
|
|
|
|
2022-01-06 00:39:37 +03:00
|
|
|
#define VIRT_CPUS_MAX 32
|
hw/riscv: virt: Allow creating multiple NUMA sockets
We extend RISC-V virt machine to allow creating a multi-socket
machine. Each RISC-V virt machine socket is a NUMA node having
a set of HARTs, a memory instance, a CLINT instance, and a PLIC
instance. Other devices are shared between all sockets. We also
update the generated device tree accordingly.
By default, NUMA multi-socket support is disabled for RISC-V virt
machine. To enable it, users can use "-numa" command-line options
of QEMU.
Example1: For two NUMA nodes with 2 CPUs each, append following
to command-line options: "-smp 4 -numa node -numa node"
Example2: For two NUMA nodes with 1 and 3 CPUs, append following
to command-line options:
"-smp 4 -numa node -numa node -numa cpu,node-id=0,core-id=0 \
-numa cpu,node-id=1,core-id=1 -numa cpu,node-id=1,core-id=2 \
-numa cpu,node-id=1,core-id=3"
The maximum number of sockets in a RISC-V virt machine is 8
but this limit can be changed in future.
Signed-off-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Atish Patra <atish.patra@wdc.com>
Message-Id: <20200616032229.766089-6-anup.patel@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2020-05-15 12:28:50 +03:00
|
|
|
#define VIRT_SOCKETS_MAX 8
|
|
|
|
|
2019-10-09 02:32:22 +03:00
|
|
|
#define TYPE_RISCV_VIRT_MACHINE MACHINE_TYPE_NAME("virt")
|
2020-09-03 23:43:22 +03:00
|
|
|
typedef struct RISCVVirtState RISCVVirtState;
|
2020-09-01 00:07:33 +03:00
|
|
|
DECLARE_INSTANCE_CHECKER(RISCVVirtState, RISCV_VIRT_MACHINE,
|
|
|
|
TYPE_RISCV_VIRT_MACHINE)
|
2019-10-09 02:32:22 +03:00
|
|
|
|
2020-09-03 23:43:22 +03:00
|
|
|
struct RISCVVirtState {
|
2018-03-02 15:31:13 +03:00
|
|
|
/*< private >*/
|
2019-10-09 02:32:22 +03:00
|
|
|
MachineState parent;
|
2018-03-02 15:31:13 +03:00
|
|
|
|
|
|
|
/*< public >*/
|
hw/riscv: virt: Allow creating multiple NUMA sockets
We extend RISC-V virt machine to allow creating a multi-socket
machine. Each RISC-V virt machine socket is a NUMA node having
a set of HARTs, a memory instance, a CLINT instance, and a PLIC
instance. Other devices are shared between all sockets. We also
update the generated device tree accordingly.
By default, NUMA multi-socket support is disabled for RISC-V virt
machine. To enable it, users can use "-numa" command-line options
of QEMU.
Example1: For two NUMA nodes with 2 CPUs each, append following
to command-line options: "-smp 4 -numa node -numa node"
Example2: For two NUMA nodes with 1 and 3 CPUs, append following
to command-line options:
"-smp 4 -numa node -numa node -numa cpu,node-id=0,core-id=0 \
-numa cpu,node-id=1,core-id=1 -numa cpu,node-id=1,core-id=2 \
-numa cpu,node-id=1,core-id=3"
The maximum number of sockets in a RISC-V virt machine is 8
but this limit can be changed in future.
Signed-off-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Atish Patra <atish.patra@wdc.com>
Message-Id: <20200616032229.766089-6-anup.patel@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2020-05-15 12:28:50 +03:00
|
|
|
RISCVHartArrayState soc[VIRT_SOCKETS_MAX];
|
|
|
|
DeviceState *plic[VIRT_SOCKETS_MAX];
|
2019-10-09 02:32:25 +03:00
|
|
|
PFlashCFI01 *flash[2];
|
2021-03-19 02:50:40 +03:00
|
|
|
FWCfgState *fw_cfg;
|
2019-10-09 02:32:22 +03:00
|
|
|
|
2018-03-02 15:31:13 +03:00
|
|
|
int fdt_size;
|
2021-08-31 14:06:03 +03:00
|
|
|
bool have_aclint;
|
2020-09-03 23:43:22 +03:00
|
|
|
};
|
2018-03-02 15:31:13 +03:00
|
|
|
|
|
|
|
enum {
|
|
|
|
VIRT_DEBUG,
|
|
|
|
VIRT_MROM,
|
|
|
|
VIRT_TEST,
|
2019-11-06 14:56:43 +03:00
|
|
|
VIRT_RTC,
|
2018-03-02 15:31:13 +03:00
|
|
|
VIRT_CLINT,
|
2021-08-31 14:06:03 +03:00
|
|
|
VIRT_ACLINT_SSWI,
|
2018-03-02 15:31:13 +03:00
|
|
|
VIRT_PLIC,
|
|
|
|
VIRT_UART0,
|
|
|
|
VIRT_VIRTIO,
|
2021-03-19 02:50:40 +03:00
|
|
|
VIRT_FW_CFG,
|
2019-10-09 02:32:25 +03:00
|
|
|
VIRT_FLASH,
|
2018-12-12 01:37:36 +03:00
|
|
|
VIRT_DRAM,
|
|
|
|
VIRT_PCIE_MMIO,
|
|
|
|
VIRT_PCIE_PIO,
|
|
|
|
VIRT_PCIE_ECAM
|
2018-03-02 15:31:13 +03:00
|
|
|
};
|
|
|
|
|
|
|
|
enum {
|
|
|
|
UART0_IRQ = 10,
|
2019-11-06 14:56:43 +03:00
|
|
|
RTC_IRQ = 11,
|
2018-03-02 15:31:13 +03:00
|
|
|
VIRTIO_IRQ = 1, /* 1 to 8 */
|
|
|
|
VIRTIO_COUNT = 8,
|
2018-12-12 01:37:36 +03:00
|
|
|
PCIE_IRQ = 0x20, /* 32 to 35 */
|
2018-12-12 01:37:17 +03:00
|
|
|
VIRTIO_NDEV = 0x35 /* Arbitrary maximum number of interrupts */
|
2018-03-02 15:31:13 +03:00
|
|
|
};
|
|
|
|
|
|
|
|
#define VIRT_PLIC_NUM_SOURCES 127
|
|
|
|
#define VIRT_PLIC_NUM_PRIORITIES 7
|
2019-04-04 21:15:23 +03:00
|
|
|
#define VIRT_PLIC_PRIORITY_BASE 0x04
|
2018-03-02 15:31:13 +03:00
|
|
|
#define VIRT_PLIC_PENDING_BASE 0x1000
|
|
|
|
#define VIRT_PLIC_ENABLE_BASE 0x2000
|
|
|
|
#define VIRT_PLIC_ENABLE_STRIDE 0x80
|
|
|
|
#define VIRT_PLIC_CONTEXT_BASE 0x200000
|
|
|
|
#define VIRT_PLIC_CONTEXT_STRIDE 0x1000
|
hw/riscv: virt: Allow creating multiple NUMA sockets
We extend RISC-V virt machine to allow creating a multi-socket
machine. Each RISC-V virt machine socket is a NUMA node having
a set of HARTs, a memory instance, a CLINT instance, and a PLIC
instance. Other devices are shared between all sockets. We also
update the generated device tree accordingly.
By default, NUMA multi-socket support is disabled for RISC-V virt
machine. To enable it, users can use "-numa" command-line options
of QEMU.
Example1: For two NUMA nodes with 2 CPUs each, append following
to command-line options: "-smp 4 -numa node -numa node"
Example2: For two NUMA nodes with 1 and 3 CPUs, append following
to command-line options:
"-smp 4 -numa node -numa node -numa cpu,node-id=0,core-id=0 \
-numa cpu,node-id=1,core-id=1 -numa cpu,node-id=1,core-id=2 \
-numa cpu,node-id=1,core-id=3"
The maximum number of sockets in a RISC-V virt machine is 8
but this limit can be changed in future.
Signed-off-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Atish Patra <atish.patra@wdc.com>
Message-Id: <20200616032229.766089-6-anup.patel@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2020-05-15 12:28:50 +03:00
|
|
|
#define VIRT_PLIC_SIZE(__num_context) \
|
|
|
|
(VIRT_PLIC_CONTEXT_BASE + (__num_context) * VIRT_PLIC_CONTEXT_STRIDE)
|
2018-03-02 15:31:13 +03:00
|
|
|
|
2018-12-12 01:37:36 +03:00
|
|
|
#define FDT_PCI_ADDR_CELLS 3
|
|
|
|
#define FDT_PCI_INT_CELLS 1
|
|
|
|
#define FDT_PLIC_ADDR_CELLS 0
|
|
|
|
#define FDT_PLIC_INT_CELLS 1
|
|
|
|
#define FDT_INT_MAP_WIDTH (FDT_PCI_ADDR_CELLS + FDT_PCI_INT_CELLS + 1 + \
|
|
|
|
FDT_PLIC_ADDR_CELLS + FDT_PLIC_INT_CELLS)
|
|
|
|
|
2018-03-02 15:31:13 +03:00
|
|
|
#endif
|