2003-10-01 00:34:21 +04:00
|
|
|
/*
|
|
|
|
* ARM execution defines
|
2007-09-17 01:08:06 +04:00
|
|
|
*
|
2003-10-01 00:34:21 +04:00
|
|
|
* Copyright (c) 2003 Fabrice Bellard
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
*/
|
2007-03-19 17:47:40 +03:00
|
|
|
#include "config.h"
|
2003-10-01 00:34:21 +04:00
|
|
|
#include "dyngen-exec.h"
|
|
|
|
|
|
|
|
register struct CPUARMState *env asm(AREG0);
|
|
|
|
register uint32_t T0 asm(AREG1);
|
|
|
|
register uint32_t T1 asm(AREG2);
|
|
|
|
register uint32_t T2 asm(AREG3);
|
|
|
|
|
2005-02-22 22:27:29 +03:00
|
|
|
/* TODO: Put these in FP regs on targets that have such things. */
|
|
|
|
/* It is ok for FT0s and FT0d to overlap. Likewise FT1s and FT1d. */
|
|
|
|
#define FT0s env->vfp.tmp0s
|
|
|
|
#define FT1s env->vfp.tmp1s
|
|
|
|
#define FT0d env->vfp.tmp0d
|
|
|
|
#define FT1d env->vfp.tmp1d
|
|
|
|
|
2007-04-30 06:02:17 +04:00
|
|
|
#define M0 env->iwmmxt.val
|
|
|
|
|
2003-10-01 00:34:21 +04:00
|
|
|
#include "cpu.h"
|
|
|
|
#include "exec-all.h"
|
|
|
|
|
2004-10-13 02:01:28 +04:00
|
|
|
static inline void env_to_regs(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void regs_to_env(void)
|
|
|
|
{
|
|
|
|
}
|
2005-02-08 02:10:07 +03:00
|
|
|
|
|
|
|
int cpu_arm_handle_mmu_fault (CPUState *env, target_ulong address, int rw,
|
2007-10-14 11:07:08 +04:00
|
|
|
int mmu_idx, int is_softmmu);
|
2005-02-22 22:27:29 +03:00
|
|
|
|
2007-06-03 21:44:37 +04:00
|
|
|
static inline int cpu_halted(CPUState *env) {
|
|
|
|
if (!env->halted)
|
|
|
|
return 0;
|
|
|
|
/* An interrupt wakes the CPU even if the I and F CPSR bits are
|
|
|
|
set. We use EXITTB to silently wake CPU without causing an
|
|
|
|
actual interrupt. */
|
|
|
|
if (env->interrupt_request &
|
|
|
|
(CPU_INTERRUPT_FIQ | CPU_INTERRUPT_HARD | CPU_INTERRUPT_EXITTB)) {
|
|
|
|
env->halted = 0;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
return EXCP_HALTED;
|
|
|
|
}
|
|
|
|
|
2005-11-26 13:38:39 +03:00
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
#include "softmmu_exec.h"
|
|
|
|
#endif
|
|
|
|
|
2005-02-22 22:27:29 +03:00
|
|
|
/* In op_helper.c */
|
|
|
|
|
|
|
|
void cpu_lock(void);
|
|
|
|
void cpu_unlock(void);
|
2007-04-30 05:26:42 +04:00
|
|
|
void helper_set_cp(CPUState *, uint32_t, uint32_t);
|
|
|
|
uint32_t helper_get_cp(CPUState *, uint32_t);
|
2005-11-26 13:38:39 +03:00
|
|
|
void helper_set_cp15(CPUState *, uint32_t, uint32_t);
|
|
|
|
uint32_t helper_get_cp15(CPUState *, uint32_t);
|
|
|
|
|
2005-02-22 22:27:29 +03:00
|
|
|
void cpu_loop_exit(void);
|
|
|
|
|
|
|
|
void raise_exception(int);
|
|
|
|
|
|
|
|
void do_vfp_abss(void);
|
|
|
|
void do_vfp_absd(void);
|
|
|
|
void do_vfp_negs(void);
|
|
|
|
void do_vfp_negd(void);
|
|
|
|
void do_vfp_sqrts(void);
|
|
|
|
void do_vfp_sqrtd(void);
|
|
|
|
void do_vfp_cmps(void);
|
|
|
|
void do_vfp_cmpd(void);
|
|
|
|
void do_vfp_cmpes(void);
|
|
|
|
void do_vfp_cmped(void);
|
|
|
|
void do_vfp_set_fpscr(void);
|
|
|
|
void do_vfp_get_fpscr(void);
|
2005-10-30 21:16:26 +03:00
|
|
|
|