2012-04-02 13:39:23 +04:00
|
|
|
/*
|
|
|
|
* QEMU S/390 CPU
|
|
|
|
*
|
2012-04-02 15:31:59 +04:00
|
|
|
* Copyright (c) 2009 Ulrich Hecht
|
|
|
|
* Copyright (c) 2011 Alexander Graf
|
2012-04-02 13:39:23 +04:00
|
|
|
* Copyright (c) 2012 SUSE LINUX Products GmbH
|
2013-01-07 09:27:14 +04:00
|
|
|
* Copyright (c) 2012 IBM Corp.
|
2012-04-02 13:39:23 +04:00
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see
|
|
|
|
* <http://www.gnu.org/licenses/lgpl-2.1.html>
|
2013-01-07 09:27:14 +04:00
|
|
|
* Contributions after 2012-12-11 are licensed under the terms of the
|
|
|
|
* GNU GPL, version 2 or (at your option) any later version.
|
2012-04-02 13:39:23 +04:00
|
|
|
*/
|
|
|
|
|
2012-05-03 06:13:04 +04:00
|
|
|
#include "cpu.h"
|
2012-04-02 13:39:23 +04:00
|
|
|
#include "qemu-common.h"
|
2012-12-17 21:20:00 +04:00
|
|
|
#include "qemu/timer.h"
|
2013-01-07 09:27:14 +04:00
|
|
|
#include "hw/hw.h"
|
2013-01-20 22:41:06 +04:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
2012-12-18 11:50:59 +04:00
|
|
|
#include "sysemu/arch_init.h"
|
|
|
|
#endif
|
|
|
|
|
2013-01-07 09:27:14 +04:00
|
|
|
#define CR0_RESET 0xE0UL
|
|
|
|
#define CR14_RESET 0xC2000000UL;
|
|
|
|
|
2012-12-18 11:50:59 +04:00
|
|
|
/* generate CPU information for cpu -? */
|
|
|
|
void s390_cpu_list(FILE *f, fprintf_function cpu_fprintf)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_KVM
|
|
|
|
(*cpu_fprintf)(f, "s390 %16s\n", "host");
|
|
|
|
#endif
|
|
|
|
}
|
2012-04-02 13:39:23 +04:00
|
|
|
|
2012-12-18 11:50:59 +04:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
|
|
CpuDefinitionInfoList *arch_query_cpu_definitions(Error **errp)
|
|
|
|
{
|
|
|
|
CpuDefinitionInfoList *entry;
|
|
|
|
CpuDefinitionInfo *info;
|
|
|
|
|
|
|
|
info = g_malloc0(sizeof(*info));
|
|
|
|
info->name = g_strdup("host");
|
|
|
|
|
|
|
|
entry = g_malloc0(sizeof(*entry));
|
|
|
|
entry->value = info;
|
|
|
|
|
|
|
|
return entry;
|
|
|
|
}
|
|
|
|
#endif
|
2012-04-02 13:39:23 +04:00
|
|
|
|
2013-06-21 21:09:18 +04:00
|
|
|
static void s390_cpu_set_pc(CPUState *cs, vaddr value)
|
|
|
|
{
|
|
|
|
S390CPU *cpu = S390_CPU(cs);
|
|
|
|
|
|
|
|
cpu->env.psw.addr = value;
|
|
|
|
}
|
|
|
|
|
2013-08-25 20:53:55 +04:00
|
|
|
static bool s390_cpu_has_work(CPUState *cs)
|
|
|
|
{
|
|
|
|
S390CPU *cpu = S390_CPU(cs);
|
|
|
|
CPUS390XState *env = &cpu->env;
|
|
|
|
|
|
|
|
return (cs->interrupt_request & CPU_INTERRUPT_HARD) &&
|
|
|
|
(env->psw.mask & PSW_MASK_EXT);
|
|
|
|
}
|
|
|
|
|
2013-07-25 18:45:51 +04:00
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
/* S390CPUClass::load_normal() */
|
|
|
|
static void s390_cpu_load_normal(CPUState *s)
|
|
|
|
{
|
|
|
|
S390CPU *cpu = S390_CPU(s);
|
2013-11-15 17:46:38 +04:00
|
|
|
cpu->env.psw.addr = ldl_phys(s->as, 4) & PSW_MASK_ESA_ADDR;
|
2013-07-25 18:45:51 +04:00
|
|
|
cpu->env.psw.mask = PSW_MASK_32 | PSW_MASK_64;
|
|
|
|
s390_add_running_cpu(cpu);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
s390/cpu: split CPU reset into architectured functions
s390 provides several CPU resets:
- CPU reset, clears interrupts, stop processing, clears TLB, but does
not touch registers
- initial CPU reset, like CPU reset, but also clears PSW, prefix, FPC,
timer and control registers. It does not touch gprs, fprs and acrs (!)
- Power on reset: the full monty
wire up CPUClass reset to the full monty, but provide the lesser resets
as part of S390CPUClass.
Signed-off-by: Christian Borntraeger <borntraeger@de.ibm.com>
2013-06-28 12:51:09 +04:00
|
|
|
/* S390CPUClass::cpu_reset() */
|
2012-04-02 13:39:23 +04:00
|
|
|
static void s390_cpu_reset(CPUState *s)
|
|
|
|
{
|
|
|
|
S390CPU *cpu = S390_CPU(s);
|
|
|
|
S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
|
|
|
|
CPUS390XState *env = &cpu->env;
|
|
|
|
|
2013-09-05 15:54:39 +04:00
|
|
|
env->pfault_token = -1UL;
|
s390/cpu: split CPU reset into architectured functions
s390 provides several CPU resets:
- CPU reset, clears interrupts, stop processing, clears TLB, but does
not touch registers
- initial CPU reset, like CPU reset, but also clears PSW, prefix, FPC,
timer and control registers. It does not touch gprs, fprs and acrs (!)
- Power on reset: the full monty
wire up CPUClass reset to the full monty, but provide the lesser resets
as part of S390CPUClass.
Signed-off-by: Christian Borntraeger <borntraeger@de.ibm.com>
2013-06-28 12:51:09 +04:00
|
|
|
s390_del_running_cpu(cpu);
|
|
|
|
scc->parent_reset(s);
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
s->halted = 1;
|
|
|
|
#endif
|
2013-09-04 04:19:44 +04:00
|
|
|
tlb_flush(s, 1);
|
s390/cpu: split CPU reset into architectured functions
s390 provides several CPU resets:
- CPU reset, clears interrupts, stop processing, clears TLB, but does
not touch registers
- initial CPU reset, like CPU reset, but also clears PSW, prefix, FPC,
timer and control registers. It does not touch gprs, fprs and acrs (!)
- Power on reset: the full monty
wire up CPUClass reset to the full monty, but provide the lesser resets
as part of S390CPUClass.
Signed-off-by: Christian Borntraeger <borntraeger@de.ibm.com>
2013-06-28 12:51:09 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
/* S390CPUClass::initial_reset() */
|
|
|
|
static void s390_cpu_initial_reset(CPUState *s)
|
|
|
|
{
|
|
|
|
S390CPU *cpu = S390_CPU(s);
|
|
|
|
CPUS390XState *env = &cpu->env;
|
|
|
|
|
|
|
|
s390_cpu_reset(s);
|
|
|
|
/* initial reset does not touch regs,fregs and aregs */
|
2013-08-26 23:22:53 +04:00
|
|
|
memset(&env->fpc, 0, offsetof(CPUS390XState, cpu_num) -
|
s390/cpu: split CPU reset into architectured functions
s390 provides several CPU resets:
- CPU reset, clears interrupts, stop processing, clears TLB, but does
not touch registers
- initial CPU reset, like CPU reset, but also clears PSW, prefix, FPC,
timer and control registers. It does not touch gprs, fprs and acrs (!)
- Power on reset: the full monty
wire up CPUClass reset to the full monty, but provide the lesser resets
as part of S390CPUClass.
Signed-off-by: Christian Borntraeger <borntraeger@de.ibm.com>
2013-06-28 12:51:09 +04:00
|
|
|
offsetof(CPUS390XState, fpc));
|
|
|
|
|
|
|
|
/* architectured initial values for CR 0 and 14 */
|
|
|
|
env->cregs[0] = CR0_RESET;
|
|
|
|
env->cregs[14] = CR14_RESET;
|
2013-09-05 15:54:39 +04:00
|
|
|
|
|
|
|
env->pfault_token = -1UL;
|
2014-02-12 12:56:35 +04:00
|
|
|
|
|
|
|
#if defined(CONFIG_KVM)
|
|
|
|
/* Reset state inside the kernel that we cannot access yet from QEMU. */
|
|
|
|
if (kvm_enabled()) {
|
|
|
|
if (kvm_vcpu_ioctl(s, KVM_S390_INITIAL_RESET, NULL)) {
|
|
|
|
perror("Initial CPU reset failed");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif
|
s390/cpu: split CPU reset into architectured functions
s390 provides several CPU resets:
- CPU reset, clears interrupts, stop processing, clears TLB, but does
not touch registers
- initial CPU reset, like CPU reset, but also clears PSW, prefix, FPC,
timer and control registers. It does not touch gprs, fprs and acrs (!)
- Power on reset: the full monty
wire up CPUClass reset to the full monty, but provide the lesser resets
as part of S390CPUClass.
Signed-off-by: Christian Borntraeger <borntraeger@de.ibm.com>
2013-06-28 12:51:09 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
/* CPUClass:reset() */
|
|
|
|
static void s390_cpu_full_reset(CPUState *s)
|
|
|
|
{
|
|
|
|
S390CPU *cpu = S390_CPU(s);
|
|
|
|
S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
|
|
|
|
CPUS390XState *env = &cpu->env;
|
|
|
|
|
2013-01-30 16:48:25 +04:00
|
|
|
s390_del_running_cpu(cpu);
|
2013-01-07 09:27:14 +04:00
|
|
|
|
2012-04-02 13:39:23 +04:00
|
|
|
scc->parent_reset(s);
|
|
|
|
|
2013-08-26 23:22:53 +04:00
|
|
|
memset(env, 0, offsetof(CPUS390XState, cpu_num));
|
2013-01-07 09:27:14 +04:00
|
|
|
|
|
|
|
/* architectured initial values for CR 0 and 14 */
|
|
|
|
env->cregs[0] = CR0_RESET;
|
|
|
|
env->cregs[14] = CR14_RESET;
|
2013-09-05 15:54:39 +04:00
|
|
|
|
|
|
|
env->pfault_token = -1UL;
|
|
|
|
|
2013-01-07 09:27:14 +04:00
|
|
|
/* set halted to 1 to make sure we can add the cpu in
|
2013-01-17 21:51:17 +04:00
|
|
|
* s390_ipl_cpu code, where CPUState::halted is set back to 0
|
2013-01-07 09:27:14 +04:00
|
|
|
* after incrementing the cpu counter */
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
2013-01-17 21:51:17 +04:00
|
|
|
s->halted = 1;
|
2013-03-20 16:11:56 +04:00
|
|
|
|
|
|
|
if (kvm_enabled()) {
|
|
|
|
kvm_s390_reset_vcpu(cpu);
|
|
|
|
}
|
2013-01-07 09:27:14 +04:00
|
|
|
#endif
|
2013-09-04 04:19:44 +04:00
|
|
|
tlb_flush(s, 1);
|
2012-04-02 13:39:23 +04:00
|
|
|
}
|
|
|
|
|
2013-01-07 09:27:14 +04:00
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
static void s390_cpu_machine_reset_cb(void *opaque)
|
|
|
|
{
|
|
|
|
S390CPU *cpu = opaque;
|
|
|
|
|
2014-08-28 15:58:51 +04:00
|
|
|
run_on_cpu(CPU(cpu), s390_do_cpu_full_reset, CPU(cpu));
|
2013-01-07 09:27:14 +04:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2013-01-16 07:00:41 +04:00
|
|
|
static void s390_cpu_realizefn(DeviceState *dev, Error **errp)
|
|
|
|
{
|
2013-07-27 04:53:25 +04:00
|
|
|
CPUState *cs = CPU(dev);
|
2013-01-16 07:00:41 +04:00
|
|
|
S390CPUClass *scc = S390_CPU_GET_CLASS(dev);
|
|
|
|
|
2014-08-29 17:52:16 +04:00
|
|
|
s390_cpu_gdb_init(cs);
|
2013-07-27 04:53:25 +04:00
|
|
|
qemu_init_vcpu(cs);
|
2014-08-28 15:58:52 +04:00
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
run_on_cpu(cs, s390_do_cpu_full_reset, cs);
|
|
|
|
#else
|
2013-07-27 04:53:25 +04:00
|
|
|
cpu_reset(cs);
|
2014-08-28 15:58:52 +04:00
|
|
|
#endif
|
2013-01-16 07:00:41 +04:00
|
|
|
|
|
|
|
scc->parent_realize(dev, errp);
|
|
|
|
}
|
|
|
|
|
2012-04-02 15:56:29 +04:00
|
|
|
static void s390_cpu_initfn(Object *obj)
|
|
|
|
{
|
2013-01-17 15:13:41 +04:00
|
|
|
CPUState *cs = CPU(obj);
|
2012-04-02 15:56:29 +04:00
|
|
|
S390CPU *cpu = S390_CPU(obj);
|
|
|
|
CPUS390XState *env = &cpu->env;
|
2013-01-20 01:43:32 +04:00
|
|
|
static bool inited;
|
2012-04-02 15:56:29 +04:00
|
|
|
static int cpu_num = 0;
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
struct tm tm;
|
|
|
|
#endif
|
|
|
|
|
2013-01-17 15:13:41 +04:00
|
|
|
cs->env_ptr = env;
|
2012-04-02 15:56:29 +04:00
|
|
|
cpu_exec_init(env);
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
2013-01-07 09:27:14 +04:00
|
|
|
qemu_register_reset(s390_cpu_machine_reset_cb, cpu);
|
2012-04-02 15:56:29 +04:00
|
|
|
qemu_get_timedate(&tm, 0);
|
|
|
|
env->tod_offset = TOD_UNIX_EPOCH +
|
|
|
|
(time2tod(mktimegm(&tm)) * 1000000000ULL);
|
|
|
|
env->tod_basetime = 0;
|
2013-08-21 19:03:08 +04:00
|
|
|
env->tod_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, s390x_tod_timer, cpu);
|
|
|
|
env->cpu_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, s390x_cpu_timer, cpu);
|
2013-01-17 21:51:17 +04:00
|
|
|
/* set CPUState::halted state to 1 to avoid decrementing the running
|
2013-01-07 09:27:14 +04:00
|
|
|
* cpu counter in s390_cpu_reset to a negative number at
|
|
|
|
* initial ipl */
|
2013-01-17 21:51:17 +04:00
|
|
|
cs->halted = 1;
|
2012-04-02 15:56:29 +04:00
|
|
|
#endif
|
|
|
|
env->cpu_num = cpu_num++;
|
|
|
|
env->ext_index = -1;
|
2013-01-20 01:43:32 +04:00
|
|
|
|
|
|
|
if (tcg_enabled() && !inited) {
|
|
|
|
inited = true;
|
|
|
|
s390x_translate_init();
|
|
|
|
}
|
2012-04-02 15:56:29 +04:00
|
|
|
}
|
|
|
|
|
2013-01-07 10:14:16 +04:00
|
|
|
static void s390_cpu_finalize(Object *obj)
|
|
|
|
{
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
S390CPU *cpu = S390_CPU(obj);
|
|
|
|
|
|
|
|
qemu_unregister_reset(s390_cpu_machine_reset_cb, cpu);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
2013-01-20 22:41:06 +04:00
|
|
|
static const VMStateDescription vmstate_s390_cpu = {
|
|
|
|
.name = "cpu",
|
|
|
|
.unmigratable = 1,
|
|
|
|
};
|
|
|
|
|
2012-04-02 13:39:23 +04:00
|
|
|
static void s390_cpu_class_init(ObjectClass *oc, void *data)
|
|
|
|
{
|
|
|
|
S390CPUClass *scc = S390_CPU_CLASS(oc);
|
|
|
|
CPUClass *cc = CPU_CLASS(scc);
|
2013-01-20 22:41:06 +04:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
2012-04-02 13:39:23 +04:00
|
|
|
|
2013-01-16 07:00:41 +04:00
|
|
|
scc->parent_realize = dc->realize;
|
|
|
|
dc->realize = s390_cpu_realizefn;
|
|
|
|
|
2012-04-02 13:39:23 +04:00
|
|
|
scc->parent_reset = cc->reset;
|
2013-07-25 18:45:51 +04:00
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
scc->load_normal = s390_cpu_load_normal;
|
|
|
|
#endif
|
s390/cpu: split CPU reset into architectured functions
s390 provides several CPU resets:
- CPU reset, clears interrupts, stop processing, clears TLB, but does
not touch registers
- initial CPU reset, like CPU reset, but also clears PSW, prefix, FPC,
timer and control registers. It does not touch gprs, fprs and acrs (!)
- Power on reset: the full monty
wire up CPUClass reset to the full monty, but provide the lesser resets
as part of S390CPUClass.
Signed-off-by: Christian Borntraeger <borntraeger@de.ibm.com>
2013-06-28 12:51:09 +04:00
|
|
|
scc->cpu_reset = s390_cpu_reset;
|
|
|
|
scc->initial_cpu_reset = s390_cpu_initial_reset;
|
|
|
|
cc->reset = s390_cpu_full_reset;
|
2013-08-25 20:53:55 +04:00
|
|
|
cc->has_work = s390_cpu_has_work;
|
2013-02-02 13:57:51 +04:00
|
|
|
cc->do_interrupt = s390_cpu_do_interrupt;
|
2013-05-27 03:33:50 +04:00
|
|
|
cc->dump_state = s390_cpu_dump_state;
|
2013-06-21 21:09:18 +04:00
|
|
|
cc->set_pc = s390_cpu_set_pc;
|
2013-06-29 06:18:45 +04:00
|
|
|
cc->gdb_read_register = s390_cpu_gdb_read_register;
|
|
|
|
cc->gdb_write_register = s390_cpu_gdb_write_register;
|
2013-08-26 05:01:33 +04:00
|
|
|
#ifdef CONFIG_USER_ONLY
|
|
|
|
cc->handle_mmu_fault = s390_cpu_handle_mmu_fault;
|
|
|
|
#else
|
2013-06-29 20:55:54 +04:00
|
|
|
cc->get_phys_page_debug = s390_cpu_get_phys_page_debug;
|
2013-07-10 17:26:46 +04:00
|
|
|
cc->write_elf64_note = s390_cpu_write_elf64_note;
|
|
|
|
cc->write_elf64_qemunote = s390_cpu_write_elf64_qemunote;
|
2013-06-29 20:55:54 +04:00
|
|
|
#endif
|
2013-01-20 22:41:06 +04:00
|
|
|
dc->vmsd = &vmstate_s390_cpu;
|
2014-08-29 17:52:16 +04:00
|
|
|
cc->gdb_num_core_regs = S390_NUM_CORE_REGS;
|
|
|
|
cc->gdb_core_xml_file = "s390x-core64.xml";
|
2012-04-02 13:39:23 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
static const TypeInfo s390_cpu_type_info = {
|
|
|
|
.name = TYPE_S390_CPU,
|
|
|
|
.parent = TYPE_CPU,
|
|
|
|
.instance_size = sizeof(S390CPU),
|
2012-04-02 15:56:29 +04:00
|
|
|
.instance_init = s390_cpu_initfn,
|
2013-01-07 10:14:16 +04:00
|
|
|
.instance_finalize = s390_cpu_finalize,
|
2012-04-02 13:39:23 +04:00
|
|
|
.abstract = false,
|
|
|
|
.class_size = sizeof(S390CPUClass),
|
|
|
|
.class_init = s390_cpu_class_init,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void s390_cpu_register_types(void)
|
|
|
|
{
|
|
|
|
type_register_static(&s390_cpu_type_info);
|
|
|
|
}
|
|
|
|
|
|
|
|
type_init(s390_cpu_register_types)
|