2015-05-15 05:22:58 +03:00
|
|
|
/*
|
|
|
|
* Xilinx Zynq MPSoC emulation
|
|
|
|
*
|
|
|
|
* Copyright (C) 2015 Xilinx Inc
|
|
|
|
* Written by Peter Crosthwaite <peter.crosthwaite@xilinx.com>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
* Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
|
|
* for more details.
|
|
|
|
*/
|
|
|
|
|
2015-12-07 19:23:45 +03:00
|
|
|
#include "qemu/osdep.h"
|
include/qemu/osdep.h: Don't include qapi/error.h
Commit 57cb38b included qapi/error.h into qemu/osdep.h to get the
Error typedef. Since then, we've moved to include qemu/osdep.h
everywhere. Its file comment explains: "To avoid getting into
possible circular include dependencies, this file should not include
any other QEMU headers, with the exceptions of config-host.h,
compiler.h, os-posix.h and os-win32.h, all of which are doing a
similar job to this file and are under similar constraints."
qapi/error.h doesn't do a similar job, and it doesn't adhere to
similar constraints: it includes qapi-types.h. That's in excess of
100KiB of crap most .c files don't actually need.
Add the typedef to qemu/typedefs.h, and include that instead of
qapi/error.h. Include qapi/error.h in .c files that need it and don't
get it now. Include qapi-types.h in qom/object.h for uint16List.
Update scripts/clean-includes accordingly. Update it further to match
reality: replace config.h by config-target.h, add sysemu/os-posix.h,
sysemu/os-win32.h. Update the list of includes in the qemu/osdep.h
comment quoted above similarly.
This reduces the number of objects depending on qapi/error.h from "all
of them" to less than a third. Unfortunately, the number depending on
qapi-types.h shrinks only a little. More work is needed for that one.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
[Fix compilation without the spice devel packages. - Paolo]
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2016-03-14 11:01:28 +03:00
|
|
|
#include "qapi/error.h"
|
2019-05-23 17:35:07 +03:00
|
|
|
#include "qemu/module.h"
|
2016-01-19 23:51:44 +03:00
|
|
|
#include "cpu.h"
|
2015-05-15 05:22:58 +03:00
|
|
|
#include "hw/arm/xlnx-zynqmp.h"
|
2015-05-15 05:23:04 +03:00
|
|
|
#include "hw/intc/arm_gic_common.h"
|
2015-05-15 05:23:01 +03:00
|
|
|
#include "exec/address-spaces.h"
|
2016-06-06 18:59:30 +03:00
|
|
|
#include "sysemu/kvm.h"
|
|
|
|
#include "kvm_arm.h"
|
2015-05-15 05:23:01 +03:00
|
|
|
|
|
|
|
#define GIC_NUM_SPI_INTR 160
|
|
|
|
|
2015-05-15 05:23:04 +03:00
|
|
|
#define ARM_PHYS_TIMER_PPI 30
|
|
|
|
#define ARM_VIRT_TIMER_PPI 27
|
2018-08-14 19:17:21 +03:00
|
|
|
#define ARM_HYP_TIMER_PPI 26
|
|
|
|
#define ARM_SEC_TIMER_PPI 29
|
|
|
|
#define GIC_MAINTENANCE_PPI 25
|
2015-05-15 05:23:04 +03:00
|
|
|
|
2017-04-20 19:32:30 +03:00
|
|
|
#define GEM_REVISION 0x40070106
|
|
|
|
|
2015-05-15 05:23:01 +03:00
|
|
|
#define GIC_BASE_ADDR 0xf9000000
|
|
|
|
#define GIC_DIST_ADDR 0xf9010000
|
|
|
|
#define GIC_CPU_ADDR 0xf9020000
|
2018-08-14 19:17:21 +03:00
|
|
|
#define GIC_VIFACE_ADDR 0xf9040000
|
|
|
|
#define GIC_VCPU_ADDR 0xf9060000
|
2015-05-15 05:23:01 +03:00
|
|
|
|
2015-09-08 19:38:45 +03:00
|
|
|
#define SATA_INTR 133
|
|
|
|
#define SATA_ADDR 0xFD0C0000
|
|
|
|
#define SATA_NUM_PORTS 2
|
|
|
|
|
2017-12-13 20:59:22 +03:00
|
|
|
#define QSPI_ADDR 0xff0f0000
|
|
|
|
#define LQSPI_ADDR 0xc0000000
|
|
|
|
#define QSPI_IRQ 15
|
|
|
|
|
2016-06-14 17:59:15 +03:00
|
|
|
#define DP_ADDR 0xfd4a0000
|
|
|
|
#define DP_IRQ 113
|
|
|
|
|
|
|
|
#define DPDMA_ADDR 0xfd4c0000
|
|
|
|
#define DPDMA_IRQ 116
|
|
|
|
|
2018-01-22 22:43:52 +03:00
|
|
|
#define IPI_ADDR 0xFF300000
|
|
|
|
#define IPI_IRQ 64
|
|
|
|
|
2018-03-02 13:45:35 +03:00
|
|
|
#define RTC_ADDR 0xffa60000
|
|
|
|
#define RTC_IRQ 26
|
|
|
|
|
2018-02-08 19:48:14 +03:00
|
|
|
#define SDHCI_CAPABILITIES 0x280737ec6481 /* Datasheet: UG1085 (v1.7) */
|
|
|
|
|
2015-05-15 05:23:12 +03:00
|
|
|
static const uint64_t gem_addr[XLNX_ZYNQMP_NUM_GEMS] = {
|
|
|
|
0xFF0B0000, 0xFF0C0000, 0xFF0D0000, 0xFF0E0000,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const int gem_intr[XLNX_ZYNQMP_NUM_GEMS] = {
|
|
|
|
57, 59, 61, 63,
|
|
|
|
};
|
|
|
|
|
2015-05-15 05:23:21 +03:00
|
|
|
static const uint64_t uart_addr[XLNX_ZYNQMP_NUM_UARTS] = {
|
|
|
|
0xFF000000, 0xFF010000,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const int uart_intr[XLNX_ZYNQMP_NUM_UARTS] = {
|
|
|
|
21, 22,
|
|
|
|
};
|
|
|
|
|
2015-10-08 16:21:03 +03:00
|
|
|
static const uint64_t sdhci_addr[XLNX_ZYNQMP_NUM_SDHCI] = {
|
|
|
|
0xFF160000, 0xFF170000,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const int sdhci_intr[XLNX_ZYNQMP_NUM_SDHCI] = {
|
|
|
|
48, 49,
|
|
|
|
};
|
|
|
|
|
2016-01-21 17:15:03 +03:00
|
|
|
static const uint64_t spi_addr[XLNX_ZYNQMP_NUM_SPIS] = {
|
|
|
|
0xFF040000, 0xFF050000,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const int spi_intr[XLNX_ZYNQMP_NUM_SPIS] = {
|
|
|
|
19, 20,
|
|
|
|
};
|
|
|
|
|
2018-05-18 19:48:07 +03:00
|
|
|
static const uint64_t gdma_ch_addr[XLNX_ZYNQMP_NUM_GDMA_CH] = {
|
|
|
|
0xFD500000, 0xFD510000, 0xFD520000, 0xFD530000,
|
|
|
|
0xFD540000, 0xFD550000, 0xFD560000, 0xFD570000
|
|
|
|
};
|
|
|
|
|
|
|
|
static const int gdma_ch_intr[XLNX_ZYNQMP_NUM_GDMA_CH] = {
|
|
|
|
124, 125, 126, 127, 128, 129, 130, 131
|
|
|
|
};
|
|
|
|
|
|
|
|
static const uint64_t adma_ch_addr[XLNX_ZYNQMP_NUM_ADMA_CH] = {
|
|
|
|
0xFFA80000, 0xFFA90000, 0xFFAA0000, 0xFFAB0000,
|
|
|
|
0xFFAC0000, 0xFFAD0000, 0xFFAE0000, 0xFFAF0000
|
|
|
|
};
|
|
|
|
|
|
|
|
static const int adma_ch_intr[XLNX_ZYNQMP_NUM_ADMA_CH] = {
|
|
|
|
77, 78, 79, 80, 81, 82, 83, 84
|
|
|
|
};
|
|
|
|
|
2015-05-15 05:23:01 +03:00
|
|
|
typedef struct XlnxZynqMPGICRegion {
|
|
|
|
int region_index;
|
|
|
|
uint32_t address;
|
2018-08-14 19:17:21 +03:00
|
|
|
uint32_t offset;
|
|
|
|
bool virt;
|
2015-05-15 05:23:01 +03:00
|
|
|
} XlnxZynqMPGICRegion;
|
|
|
|
|
|
|
|
static const XlnxZynqMPGICRegion xlnx_zynqmp_gic_regions[] = {
|
2018-08-14 19:17:21 +03:00
|
|
|
/* Distributor */
|
|
|
|
{
|
|
|
|
.region_index = 0,
|
|
|
|
.address = GIC_DIST_ADDR,
|
|
|
|
.offset = 0,
|
|
|
|
.virt = false
|
|
|
|
},
|
|
|
|
|
|
|
|
/* CPU interface */
|
|
|
|
{
|
|
|
|
.region_index = 1,
|
|
|
|
.address = GIC_CPU_ADDR,
|
|
|
|
.offset = 0,
|
|
|
|
.virt = false
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.region_index = 1,
|
|
|
|
.address = GIC_CPU_ADDR + 0x10000,
|
|
|
|
.offset = 0x1000,
|
|
|
|
.virt = false
|
|
|
|
},
|
|
|
|
|
|
|
|
/* Virtual interface */
|
|
|
|
{
|
|
|
|
.region_index = 2,
|
|
|
|
.address = GIC_VIFACE_ADDR,
|
|
|
|
.offset = 0,
|
|
|
|
.virt = true
|
|
|
|
},
|
|
|
|
|
|
|
|
/* Virtual CPU interface */
|
|
|
|
{
|
|
|
|
.region_index = 3,
|
|
|
|
.address = GIC_VCPU_ADDR,
|
|
|
|
.offset = 0,
|
|
|
|
.virt = true
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.region_index = 3,
|
|
|
|
.address = GIC_VCPU_ADDR + 0x10000,
|
|
|
|
.offset = 0x1000,
|
|
|
|
.virt = true
|
|
|
|
},
|
2015-05-15 05:23:01 +03:00
|
|
|
};
|
2015-05-15 05:22:58 +03:00
|
|
|
|
2015-05-15 05:23:04 +03:00
|
|
|
static inline int arm_gic_ppi_index(int cpu_nr, int ppi_index)
|
|
|
|
{
|
|
|
|
return GIC_NUM_SPI_INTR + cpu_nr * GIC_INTERNAL + ppi_index;
|
|
|
|
}
|
|
|
|
|
2016-06-06 18:59:29 +03:00
|
|
|
static void xlnx_zynqmp_create_rpu(XlnxZynqMPState *s, const char *boot_cpu,
|
|
|
|
Error **errp)
|
|
|
|
{
|
|
|
|
Error *err = NULL;
|
|
|
|
int i;
|
2017-11-13 16:55:26 +03:00
|
|
|
int num_rpus = MIN(smp_cpus - XLNX_ZYNQMP_NUM_APU_CPUS, XLNX_ZYNQMP_NUM_RPU_CPUS);
|
2016-06-06 18:59:29 +03:00
|
|
|
|
2019-01-29 14:46:05 +03:00
|
|
|
if (num_rpus <= 0) {
|
|
|
|
/* Don't create rpu-cluster object if there's nothing to put in it */
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2019-01-07 18:23:46 +03:00
|
|
|
object_initialize_child(OBJECT(s), "rpu-cluster", &s->rpu_cluster,
|
|
|
|
sizeof(s->rpu_cluster), TYPE_CPU_CLUSTER,
|
|
|
|
&error_abort, NULL);
|
|
|
|
qdev_prop_set_uint32(DEVICE(&s->rpu_cluster), "cluster-id", 1);
|
|
|
|
|
2017-11-13 16:55:26 +03:00
|
|
|
for (i = 0; i < num_rpus; i++) {
|
2016-06-06 18:59:29 +03:00
|
|
|
char *name;
|
|
|
|
|
hw/arm: Use object_initialize_child for correct reference counting
As explained in commit aff39be0ed97:
Both functions, object_initialize() and object_property_add_child()
increase the reference counter of the new object, so one of the
references has to be dropped afterwards to get the reference
counting right. Otherwise the child object will not be properly
cleaned up when the parent gets destroyed.
Thus let's use now object_initialize_child() instead to get the
reference counting here right.
This patch was generated using the following Coccinelle script
(with a bit of manual fix-up for overly long lines):
@use_object_initialize_child@
expression parent_obj;
expression child_ptr;
expression child_name;
expression child_type;
expression child_size;
expression errp;
@@
(
- object_initialize(child_ptr, child_size, child_type);
+ object_initialize_child(parent_obj, child_name, child_ptr, child_size,
+ child_type, &error_abort, NULL);
... when != parent_obj
- object_property_add_child(parent_obj, child_name, OBJECT(child_ptr), NULL);
...
?- object_unref(OBJECT(child_ptr));
|
- object_initialize(child_ptr, child_size, child_type);
+ object_initialize_child(parent_obj, child_name, child_ptr, child_size,
+ child_type, errp, NULL);
... when != parent_obj
- object_property_add_child(parent_obj, child_name, OBJECT(child_ptr), errp);
...
?- object_unref(OBJECT(child_ptr));
)
@use_sysbus_init_child_obj@
expression parent_obj;
expression dev;
expression child_ptr;
expression child_name;
expression child_type;
expression child_size;
expression errp;
@@
(
- object_initialize_child(parent_obj, child_name, child_ptr, child_size,
- child_type, errp, NULL);
+ sysbus_init_child_obj(parent_obj, child_name, child_ptr, child_size,
+ child_type);
...
- qdev_set_parent_bus(DEVICE(child_ptr), sysbus_get_default());
|
- object_initialize_child(parent_obj, child_name, child_ptr, child_size,
- child_type, errp, NULL);
+ sysbus_init_child_obj(parent_obj, child_name, child_ptr, child_size,
+ child_type);
- dev = DEVICE(child_ptr);
- qdev_set_parent_bus(dev, sysbus_get_default());
)
While the object_initialize() function doesn't take an
'Error *errp' argument, the object_initialize_child() does.
Since this code is used when a machine is created (and is not
yet running), we deliberately choose to use the &error_abort
argument instead of ignoring errors if an object creation failed.
This choice also matches when using sysbus_init_child_obj(),
since its code is:
void sysbus_init_child_obj(Object *parent,
const char *childname, void *child,
size_t childsize, const char *childtype)
{
object_initialize_child(parent, childname, child, childsize,
childtype, &error_abort, NULL);
qdev_set_parent_bus(DEVICE(child), sysbus_get_default());
}
Suggested-by: Eduardo Habkost <ehabkost@redhat.com>
Inspired-by: Thomas Huth <thuth@redhat.com>
Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Message-Id: <20190507163416.24647-9-philmd@redhat.com>
Reviewed-by: Paolo Bonzini <pbonzini@redhat.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
2019-05-07 19:34:08 +03:00
|
|
|
object_initialize_child(OBJECT(&s->rpu_cluster), "rpu-cpu[*]",
|
|
|
|
&s->rpu_cpu[i], sizeof(s->rpu_cpu[i]),
|
|
|
|
"cortex-r5f-" TYPE_ARM_CPU, &error_abort,
|
|
|
|
NULL);
|
2016-06-06 18:59:29 +03:00
|
|
|
|
|
|
|
name = object_get_canonical_path_component(OBJECT(&s->rpu_cpu[i]));
|
|
|
|
if (strcmp(name, boot_cpu)) {
|
|
|
|
/* Secondary CPUs start in PSCI powered-down state */
|
|
|
|
object_property_set_bool(OBJECT(&s->rpu_cpu[i]), true,
|
|
|
|
"start-powered-off", &error_abort);
|
|
|
|
} else {
|
|
|
|
s->boot_cpu_ptr = &s->rpu_cpu[i];
|
|
|
|
}
|
|
|
|
g_free(name);
|
|
|
|
|
|
|
|
object_property_set_bool(OBJECT(&s->rpu_cpu[i]), true, "reset-hivecs",
|
|
|
|
&error_abort);
|
|
|
|
object_property_set_bool(OBJECT(&s->rpu_cpu[i]), true, "realized",
|
|
|
|
&err);
|
|
|
|
if (err) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
2019-01-29 14:46:05 +03:00
|
|
|
|
|
|
|
qdev_init_nofail(DEVICE(&s->rpu_cluster));
|
2016-06-06 18:59:29 +03:00
|
|
|
}
|
|
|
|
|
2015-05-15 05:22:58 +03:00
|
|
|
static void xlnx_zynqmp_init(Object *obj)
|
|
|
|
{
|
|
|
|
XlnxZynqMPState *s = XLNX_ZYNQMP(obj);
|
|
|
|
int i;
|
2017-11-13 16:55:26 +03:00
|
|
|
int num_apus = MIN(smp_cpus, XLNX_ZYNQMP_NUM_APU_CPUS);
|
2015-05-15 05:22:58 +03:00
|
|
|
|
2019-01-07 18:23:46 +03:00
|
|
|
object_initialize_child(obj, "apu-cluster", &s->apu_cluster,
|
|
|
|
sizeof(s->apu_cluster), TYPE_CPU_CLUSTER,
|
|
|
|
&error_abort, NULL);
|
|
|
|
qdev_prop_set_uint32(DEVICE(&s->apu_cluster), "cluster-id", 0);
|
|
|
|
|
2017-11-13 16:55:26 +03:00
|
|
|
for (i = 0; i < num_apus; i++) {
|
2019-01-07 18:23:46 +03:00
|
|
|
object_initialize_child(OBJECT(&s->apu_cluster), "apu-cpu[*]",
|
|
|
|
&s->apu_cpu[i], sizeof(s->apu_cpu[i]),
|
|
|
|
"cortex-a53-" TYPE_ARM_CPU, &error_abort,
|
|
|
|
NULL);
|
2015-05-15 05:22:58 +03:00
|
|
|
}
|
2015-05-15 05:23:01 +03:00
|
|
|
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "gic", &s->gic, sizeof(s->gic),
|
|
|
|
gic_class_name());
|
2015-05-15 05:23:12 +03:00
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_GEMS; i++) {
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "gem[*]", &s->gem[i], sizeof(s->gem[i]),
|
|
|
|
TYPE_CADENCE_GEM);
|
2015-05-15 05:23:12 +03:00
|
|
|
}
|
2015-05-15 05:23:21 +03:00
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_UARTS; i++) {
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "uart[*]", &s->uart[i], sizeof(s->uart[i]),
|
|
|
|
TYPE_CADENCE_UART);
|
2015-05-15 05:23:21 +03:00
|
|
|
}
|
2015-09-08 19:38:45 +03:00
|
|
|
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "sata", &s->sata, sizeof(s->sata),
|
|
|
|
TYPE_SYSBUS_AHCI);
|
2015-10-08 16:21:03 +03:00
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_SDHCI; i++) {
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "sdhci[*]", &s->sdhci[i],
|
|
|
|
sizeof(s->sdhci[i]), TYPE_SYSBUS_SDHCI);
|
2015-10-08 16:21:03 +03:00
|
|
|
}
|
2016-01-21 17:15:03 +03:00
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_SPIS; i++) {
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "spi[*]", &s->spi[i], sizeof(s->spi[i]),
|
|
|
|
TYPE_XILINX_SPIPS);
|
2016-01-21 17:15:03 +03:00
|
|
|
}
|
2016-06-14 17:59:15 +03:00
|
|
|
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "qspi", &s->qspi, sizeof(s->qspi),
|
|
|
|
TYPE_XLNX_ZYNQMP_QSPIPS);
|
2017-12-13 20:59:22 +03:00
|
|
|
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "xxxdp", &s->dp, sizeof(s->dp), TYPE_XLNX_DP);
|
2016-06-14 17:59:15 +03:00
|
|
|
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "dp-dma", &s->dpdma, sizeof(s->dpdma),
|
|
|
|
TYPE_XLNX_DPDMA);
|
2018-01-22 22:43:52 +03:00
|
|
|
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "ipi", &s->ipi, sizeof(s->ipi),
|
|
|
|
TYPE_XLNX_ZYNQMP_IPI);
|
2018-03-02 13:45:35 +03:00
|
|
|
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "rtc", &s->rtc, sizeof(s->rtc),
|
|
|
|
TYPE_XLNX_ZYNQMP_RTC);
|
2018-05-18 19:48:07 +03:00
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_GDMA_CH; i++) {
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "gdma[*]", &s->gdma[i], sizeof(s->gdma[i]),
|
|
|
|
TYPE_XLNX_ZDMA);
|
2018-05-18 19:48:07 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_ADMA_CH; i++) {
|
2018-07-16 15:59:34 +03:00
|
|
|
sysbus_init_child_obj(obj, "adma[*]", &s->adma[i], sizeof(s->adma[i]),
|
|
|
|
TYPE_XLNX_ZDMA);
|
2018-05-18 19:48:07 +03:00
|
|
|
}
|
2015-05-15 05:22:58 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
static void xlnx_zynqmp_realize(DeviceState *dev, Error **errp)
|
|
|
|
{
|
|
|
|
XlnxZynqMPState *s = XLNX_ZYNQMP(dev);
|
2015-05-15 05:23:01 +03:00
|
|
|
MemoryRegion *system_memory = get_system_memory();
|
2015-05-15 05:22:58 +03:00
|
|
|
uint8_t i;
|
2016-01-13 01:39:18 +03:00
|
|
|
uint64_t ram_size;
|
2017-11-13 16:55:26 +03:00
|
|
|
int num_apus = MIN(smp_cpus, XLNX_ZYNQMP_NUM_APU_CPUS);
|
2015-06-19 16:17:45 +03:00
|
|
|
const char *boot_cpu = s->boot_cpu ? s->boot_cpu : "apu-cpu[0]";
|
2016-01-13 01:39:18 +03:00
|
|
|
ram_addr_t ddr_low_size, ddr_high_size;
|
2015-05-15 05:23:12 +03:00
|
|
|
qemu_irq gic_spi[GIC_NUM_SPI_INTR];
|
2015-05-15 05:22:58 +03:00
|
|
|
Error *err = NULL;
|
|
|
|
|
2016-01-13 01:39:18 +03:00
|
|
|
ram_size = memory_region_size(s->ddr_ram);
|
|
|
|
|
|
|
|
/* Create the DDR Memory Regions. User friendly checks should happen at
|
|
|
|
* the board level
|
|
|
|
*/
|
|
|
|
if (ram_size > XLNX_ZYNQMP_MAX_LOW_RAM_SIZE) {
|
|
|
|
/* The RAM size is above the maximum available for the low DDR.
|
|
|
|
* Create the high DDR memory region as well.
|
|
|
|
*/
|
|
|
|
assert(ram_size <= XLNX_ZYNQMP_MAX_RAM_SIZE);
|
|
|
|
ddr_low_size = XLNX_ZYNQMP_MAX_LOW_RAM_SIZE;
|
|
|
|
ddr_high_size = ram_size - XLNX_ZYNQMP_MAX_LOW_RAM_SIZE;
|
|
|
|
|
|
|
|
memory_region_init_alias(&s->ddr_ram_high, NULL,
|
|
|
|
"ddr-ram-high", s->ddr_ram,
|
|
|
|
ddr_low_size, ddr_high_size);
|
|
|
|
memory_region_add_subregion(get_system_memory(),
|
|
|
|
XLNX_ZYNQMP_HIGH_RAM_START,
|
|
|
|
&s->ddr_ram_high);
|
|
|
|
} else {
|
|
|
|
/* RAM must be non-zero */
|
|
|
|
assert(ram_size);
|
|
|
|
ddr_low_size = ram_size;
|
|
|
|
}
|
|
|
|
|
|
|
|
memory_region_init_alias(&s->ddr_ram_low, NULL,
|
|
|
|
"ddr-ram-low", s->ddr_ram,
|
|
|
|
0, ddr_low_size);
|
|
|
|
memory_region_add_subregion(get_system_memory(), 0, &s->ddr_ram_low);
|
|
|
|
|
2015-08-25 17:45:06 +03:00
|
|
|
/* Create the four OCM banks */
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_OCM_BANKS; i++) {
|
|
|
|
char *ocm_name = g_strdup_printf("zynqmp.ocm_ram_bank_%d", i);
|
|
|
|
|
2017-07-07 17:42:53 +03:00
|
|
|
memory_region_init_ram(&s->ocm_ram[i], NULL, ocm_name,
|
Fix bad error handling after memory_region_init_ram()
Symptom:
$ qemu-system-x86_64 -m 10000000
Unexpected error in ram_block_add() at /work/armbru/qemu/exec.c:1456:
upstream-qemu: cannot set up guest memory 'pc.ram': Cannot allocate memory
Aborted (core dumped)
Root cause: commit ef701d7 screwed up handling of out-of-memory
conditions. Before the commit, we report the error and exit(1), in
one place, ram_block_add(). The commit lifts the error handling up
the call chain some, to three places. Fine. Except it uses
&error_abort in these places, changing the behavior from exit(1) to
abort(), and thus undoing the work of commit 3922825 "exec: Don't
abort when we can't allocate guest memory".
The three places are:
* memory_region_init_ram()
Commit 4994653 (right after commit ef701d7) lifted the error
handling further, through memory_region_init_ram(), multiplying the
incorrect use of &error_abort. Later on, imitation of existing
(bad) code may have created more.
* memory_region_init_ram_ptr()
The &error_abort is still there.
* memory_region_init_rom_device()
Doesn't need fixing, because commit 33e0eb5 (soon after commit
ef701d7) lifted the error handling further, and in the process
changed it from &error_abort to passing it up the call chain.
Correct, because the callers are realize() methods.
Fix the error handling after memory_region_init_ram() with a
Coccinelle semantic patch:
@r@
expression mr, owner, name, size, err;
position p;
@@
memory_region_init_ram(mr, owner, name, size,
(
- &error_abort
+ &error_fatal
|
err@p
)
);
@script:python@
p << r.p;
@@
print "%s:%s:%s" % (p[0].file, p[0].line, p[0].column)
When the last argument is &error_abort, it gets replaced by
&error_fatal. This is the fix.
If the last argument is anything else, its position is reported. This
lets us check the fix is complete. Four positions get reported:
* ram_backend_memory_alloc()
Error is passed up the call chain, ultimately through
user_creatable_complete(). As far as I can tell, it's callers all
handle the error sanely.
* fsl_imx25_realize(), fsl_imx31_realize(), dp8393x_realize()
DeviceClass.realize() methods, errors handled sanely further up the
call chain.
We're good. Test case again behaves:
$ qemu-system-x86_64 -m 10000000
qemu-system-x86_64: cannot set up guest memory 'pc.ram': Cannot allocate memory
[Exit 1 ]
The next commits will repair the rest of commit ef701d7's damage.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Message-Id: <1441983105-26376-3-git-send-email-armbru@redhat.com>
Reviewed-by: Peter Crosthwaite <crosthwaite.peter@gmail.com>
2015-09-11 17:51:43 +03:00
|
|
|
XLNX_ZYNQMP_OCM_RAM_SIZE, &error_fatal);
|
2015-08-25 17:45:06 +03:00
|
|
|
memory_region_add_subregion(get_system_memory(),
|
|
|
|
XLNX_ZYNQMP_OCM_RAM_0_ADDRESS +
|
|
|
|
i * XLNX_ZYNQMP_OCM_RAM_SIZE,
|
|
|
|
&s->ocm_ram[i]);
|
|
|
|
|
|
|
|
g_free(ocm_name);
|
|
|
|
}
|
|
|
|
|
2015-05-15 05:23:01 +03:00
|
|
|
qdev_prop_set_uint32(DEVICE(&s->gic), "num-irq", GIC_NUM_SPI_INTR + 32);
|
|
|
|
qdev_prop_set_uint32(DEVICE(&s->gic), "revision", 2);
|
2017-11-13 16:55:26 +03:00
|
|
|
qdev_prop_set_uint32(DEVICE(&s->gic), "num-cpu", num_apus);
|
2018-08-14 19:17:21 +03:00
|
|
|
qdev_prop_set_bit(DEVICE(&s->gic), "has-security-extensions", s->secure);
|
|
|
|
qdev_prop_set_bit(DEVICE(&s->gic),
|
|
|
|
"has-virtualization-extensions", s->virt);
|
2015-05-15 05:23:01 +03:00
|
|
|
|
2019-01-07 18:23:46 +03:00
|
|
|
qdev_init_nofail(DEVICE(&s->apu_cluster));
|
|
|
|
|
2016-06-06 18:59:30 +03:00
|
|
|
/* Realize APUs before realizing the GIC. KVM requires this. */
|
2017-11-13 16:55:26 +03:00
|
|
|
for (i = 0; i < num_apus; i++) {
|
2015-06-19 16:17:45 +03:00
|
|
|
char *name;
|
2015-05-15 05:23:04 +03:00
|
|
|
|
2015-06-19 16:17:45 +03:00
|
|
|
object_property_set_int(OBJECT(&s->apu_cpu[i]), QEMU_PSCI_CONDUIT_SMC,
|
2015-05-15 05:22:58 +03:00
|
|
|
"psci-conduit", &error_abort);
|
2015-06-19 16:17:45 +03:00
|
|
|
|
|
|
|
name = object_get_canonical_path_component(OBJECT(&s->apu_cpu[i]));
|
|
|
|
if (strcmp(name, boot_cpu)) {
|
2015-05-15 05:22:58 +03:00
|
|
|
/* Secondary CPUs start in PSCI powered-down state */
|
2015-06-19 16:17:45 +03:00
|
|
|
object_property_set_bool(OBJECT(&s->apu_cpu[i]), true,
|
2015-05-15 05:22:58 +03:00
|
|
|
"start-powered-off", &error_abort);
|
2015-06-19 16:17:45 +03:00
|
|
|
} else {
|
|
|
|
s->boot_cpu_ptr = &s->apu_cpu[i];
|
2015-05-15 05:22:58 +03:00
|
|
|
}
|
2015-07-10 03:51:29 +03:00
|
|
|
g_free(name);
|
2015-05-15 05:22:58 +03:00
|
|
|
|
2016-06-06 18:59:29 +03:00
|
|
|
object_property_set_bool(OBJECT(&s->apu_cpu[i]),
|
|
|
|
s->secure, "has_el3", NULL);
|
2017-01-20 14:15:10 +03:00
|
|
|
object_property_set_bool(OBJECT(&s->apu_cpu[i]),
|
2017-09-14 20:43:18 +03:00
|
|
|
s->virt, "has_el2", NULL);
|
2015-06-19 16:17:45 +03:00
|
|
|
object_property_set_int(OBJECT(&s->apu_cpu[i]), GIC_BASE_ADDR,
|
2015-09-08 19:38:45 +03:00
|
|
|
"reset-cbar", &error_abort);
|
2018-03-09 20:09:43 +03:00
|
|
|
object_property_set_int(OBJECT(&s->apu_cpu[i]), num_apus,
|
|
|
|
"core-count", &error_abort);
|
2015-06-19 16:17:45 +03:00
|
|
|
object_property_set_bool(OBJECT(&s->apu_cpu[i]), true, "realized",
|
|
|
|
&err);
|
2015-05-15 05:22:58 +03:00
|
|
|
if (err) {
|
2015-09-14 16:39:47 +03:00
|
|
|
error_propagate(errp, err);
|
2015-05-15 05:22:58 +03:00
|
|
|
return;
|
|
|
|
}
|
2016-06-06 18:59:30 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
object_property_set_bool(OBJECT(&s->gic), true, "realized", &err);
|
|
|
|
if (err) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
assert(ARRAY_SIZE(xlnx_zynqmp_gic_regions) == XLNX_ZYNQMP_GIC_REGIONS);
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_GIC_REGIONS; i++) {
|
|
|
|
SysBusDevice *gic = SYS_BUS_DEVICE(&s->gic);
|
|
|
|
const XlnxZynqMPGICRegion *r = &xlnx_zynqmp_gic_regions[i];
|
2018-08-14 19:17:21 +03:00
|
|
|
MemoryRegion *mr;
|
2016-06-06 18:59:30 +03:00
|
|
|
uint32_t addr = r->address;
|
|
|
|
int j;
|
|
|
|
|
2018-08-14 19:17:21 +03:00
|
|
|
if (r->virt && !s->virt) {
|
|
|
|
continue;
|
|
|
|
}
|
2016-06-06 18:59:30 +03:00
|
|
|
|
2018-08-14 19:17:21 +03:00
|
|
|
mr = sysbus_mmio_get_region(gic, r->region_index);
|
2016-06-06 18:59:30 +03:00
|
|
|
for (j = 0; j < XLNX_ZYNQMP_GIC_ALIASES; j++) {
|
|
|
|
MemoryRegion *alias = &s->gic_mr[i][j];
|
|
|
|
|
|
|
|
memory_region_init_alias(alias, OBJECT(s), "zynqmp-gic-alias", mr,
|
2018-08-14 19:17:21 +03:00
|
|
|
r->offset, XLNX_ZYNQMP_GIC_REGION_SIZE);
|
2016-06-06 18:59:30 +03:00
|
|
|
memory_region_add_subregion(system_memory, addr, alias);
|
2018-08-14 19:17:21 +03:00
|
|
|
|
|
|
|
addr += XLNX_ZYNQMP_GIC_REGION_SIZE;
|
2016-06-06 18:59:30 +03:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2017-11-13 16:55:26 +03:00
|
|
|
for (i = 0; i < num_apus; i++) {
|
2016-06-06 18:59:30 +03:00
|
|
|
qemu_irq irq;
|
2015-05-15 05:23:01 +03:00
|
|
|
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->gic), i,
|
2015-06-19 16:17:45 +03:00
|
|
|
qdev_get_gpio_in(DEVICE(&s->apu_cpu[i]),
|
|
|
|
ARM_CPU_IRQ));
|
2018-08-14 19:17:21 +03:00
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->gic), i + num_apus,
|
|
|
|
qdev_get_gpio_in(DEVICE(&s->apu_cpu[i]),
|
|
|
|
ARM_CPU_FIQ));
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->gic), i + num_apus * 2,
|
|
|
|
qdev_get_gpio_in(DEVICE(&s->apu_cpu[i]),
|
|
|
|
ARM_CPU_VIRQ));
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->gic), i + num_apus * 3,
|
|
|
|
qdev_get_gpio_in(DEVICE(&s->apu_cpu[i]),
|
|
|
|
ARM_CPU_VFIQ));
|
2015-05-15 05:23:04 +03:00
|
|
|
irq = qdev_get_gpio_in(DEVICE(&s->gic),
|
|
|
|
arm_gic_ppi_index(i, ARM_PHYS_TIMER_PPI));
|
2018-08-14 19:17:21 +03:00
|
|
|
qdev_connect_gpio_out(DEVICE(&s->apu_cpu[i]), GTIMER_PHYS, irq);
|
2015-05-15 05:23:04 +03:00
|
|
|
irq = qdev_get_gpio_in(DEVICE(&s->gic),
|
|
|
|
arm_gic_ppi_index(i, ARM_VIRT_TIMER_PPI));
|
2018-08-14 19:17:21 +03:00
|
|
|
qdev_connect_gpio_out(DEVICE(&s->apu_cpu[i]), GTIMER_VIRT, irq);
|
|
|
|
irq = qdev_get_gpio_in(DEVICE(&s->gic),
|
|
|
|
arm_gic_ppi_index(i, ARM_HYP_TIMER_PPI));
|
|
|
|
qdev_connect_gpio_out(DEVICE(&s->apu_cpu[i]), GTIMER_HYP, irq);
|
|
|
|
irq = qdev_get_gpio_in(DEVICE(&s->gic),
|
|
|
|
arm_gic_ppi_index(i, ARM_SEC_TIMER_PPI));
|
|
|
|
qdev_connect_gpio_out(DEVICE(&s->apu_cpu[i]), GTIMER_SEC, irq);
|
|
|
|
|
|
|
|
if (s->virt) {
|
|
|
|
irq = qdev_get_gpio_in(DEVICE(&s->gic),
|
|
|
|
arm_gic_ppi_index(i, GIC_MAINTENANCE_PPI));
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->gic), i + num_apus * 4, irq);
|
|
|
|
}
|
2015-05-15 05:22:58 +03:00
|
|
|
}
|
2015-05-15 05:23:12 +03:00
|
|
|
|
2016-06-06 18:59:29 +03:00
|
|
|
if (s->has_rpu) {
|
2017-11-13 16:55:26 +03:00
|
|
|
info_report("The 'has_rpu' property is no longer required, to use the "
|
|
|
|
"RPUs just use -smp 6.");
|
|
|
|
}
|
|
|
|
|
|
|
|
xlnx_zynqmp_create_rpu(s, boot_cpu, &err);
|
|
|
|
if (err) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
2015-06-19 16:17:45 +03:00
|
|
|
}
|
|
|
|
|
2015-06-19 16:17:45 +03:00
|
|
|
if (!s->boot_cpu_ptr) {
|
2015-12-18 18:35:19 +03:00
|
|
|
error_setg(errp, "ZynqMP Boot cpu %s not found", boot_cpu);
|
2015-06-19 16:17:45 +03:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2015-05-15 05:23:12 +03:00
|
|
|
for (i = 0; i < GIC_NUM_SPI_INTR; i++) {
|
|
|
|
gic_spi[i] = qdev_get_gpio_in(DEVICE(&s->gic), i);
|
|
|
|
}
|
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_GEMS; i++) {
|
|
|
|
NICInfo *nd = &nd_table[i];
|
|
|
|
|
|
|
|
if (nd->used) {
|
|
|
|
qemu_check_nic_model(nd, TYPE_CADENCE_GEM);
|
|
|
|
qdev_set_nic_properties(DEVICE(&s->gem[i]), nd);
|
|
|
|
}
|
2017-04-20 19:32:30 +03:00
|
|
|
object_property_set_int(OBJECT(&s->gem[i]), GEM_REVISION, "revision",
|
|
|
|
&error_abort);
|
2016-09-22 20:13:07 +03:00
|
|
|
object_property_set_int(OBJECT(&s->gem[i]), 2, "num-priority-queues",
|
2017-04-20 19:32:30 +03:00
|
|
|
&error_abort);
|
2015-05-15 05:23:12 +03:00
|
|
|
object_property_set_bool(OBJECT(&s->gem[i]), true, "realized", &err);
|
|
|
|
if (err) {
|
2015-09-14 16:39:47 +03:00
|
|
|
error_propagate(errp, err);
|
2015-05-15 05:23:12 +03:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->gem[i]), 0, gem_addr[i]);
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->gem[i]), 0,
|
|
|
|
gic_spi[gem_intr[i]]);
|
|
|
|
}
|
2015-05-15 05:23:21 +03:00
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_UARTS; i++) {
|
2018-04-20 17:52:43 +03:00
|
|
|
qdev_prop_set_chr(DEVICE(&s->uart[i]), "chardev", serial_hd(i));
|
2015-05-15 05:23:21 +03:00
|
|
|
object_property_set_bool(OBJECT(&s->uart[i]), true, "realized", &err);
|
|
|
|
if (err) {
|
2015-09-14 16:39:47 +03:00
|
|
|
error_propagate(errp, err);
|
2015-05-15 05:23:21 +03:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->uart[i]), 0, uart_addr[i]);
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->uart[i]), 0,
|
|
|
|
gic_spi[uart_intr[i]]);
|
|
|
|
}
|
2015-09-08 19:38:45 +03:00
|
|
|
|
|
|
|
object_property_set_int(OBJECT(&s->sata), SATA_NUM_PORTS, "num-ports",
|
|
|
|
&error_abort);
|
|
|
|
object_property_set_bool(OBJECT(&s->sata), true, "realized", &err);
|
|
|
|
if (err) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->sata), 0, SATA_ADDR);
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->sata), 0, gic_spi[SATA_INTR]);
|
2015-10-08 16:21:03 +03:00
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_SDHCI; i++) {
|
2018-02-08 19:48:14 +03:00
|
|
|
char *bus_name = g_strdup_printf("sd-bus%d", i);
|
|
|
|
SysBusDevice *sbd = SYS_BUS_DEVICE(&s->sdhci[i]);
|
|
|
|
Object *sdhci = OBJECT(&s->sdhci[i]);
|
|
|
|
|
|
|
|
/* Compatible with:
|
|
|
|
* - SD Host Controller Specification Version 3.00
|
|
|
|
* - SDIO Specification Version 3.0
|
|
|
|
* - eMMC Specification Version 4.51
|
|
|
|
*/
|
|
|
|
object_property_set_uint(sdhci, 3, "sd-spec-version", &err);
|
|
|
|
object_property_set_uint(sdhci, SDHCI_CAPABILITIES, "capareg", &err);
|
2018-02-08 19:48:15 +03:00
|
|
|
object_property_set_uint(sdhci, UHS_I, "uhs", &err);
|
2018-02-08 19:48:14 +03:00
|
|
|
object_property_set_bool(sdhci, true, "realized", &err);
|
2015-10-08 16:21:03 +03:00
|
|
|
if (err) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
2018-02-08 19:48:14 +03:00
|
|
|
sysbus_mmio_map(sbd, 0, sdhci_addr[i]);
|
|
|
|
sysbus_connect_irq(sbd, 0, gic_spi[sdhci_intr[i]]);
|
|
|
|
|
2016-02-18 17:16:18 +03:00
|
|
|
/* Alias controller SD bus to the SoC itself */
|
2018-02-08 19:48:14 +03:00
|
|
|
object_property_add_alias(OBJECT(s), bus_name, sdhci, "sd-bus",
|
2016-02-18 17:16:18 +03:00
|
|
|
&error_abort);
|
|
|
|
g_free(bus_name);
|
2015-10-08 16:21:03 +03:00
|
|
|
}
|
2016-01-21 17:15:03 +03:00
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_SPIS; i++) {
|
|
|
|
gchar *bus_name;
|
|
|
|
|
|
|
|
object_property_set_bool(OBJECT(&s->spi[i]), true, "realized", &err);
|
|
|
|
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->spi[i]), 0, spi_addr[i]);
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->spi[i]), 0,
|
|
|
|
gic_spi[spi_intr[i]]);
|
|
|
|
|
|
|
|
/* Alias controller SPI bus to the SoC itself */
|
|
|
|
bus_name = g_strdup_printf("spi%d", i);
|
|
|
|
object_property_add_alias(OBJECT(s), bus_name,
|
|
|
|
OBJECT(&s->spi[i]), "spi0",
|
|
|
|
&error_abort);
|
2016-06-14 17:59:15 +03:00
|
|
|
g_free(bus_name);
|
|
|
|
}
|
|
|
|
|
2017-12-13 20:59:22 +03:00
|
|
|
object_property_set_bool(OBJECT(&s->qspi), true, "realized", &err);
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->qspi), 0, QSPI_ADDR);
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->qspi), 1, LQSPI_ADDR);
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->qspi), 0, gic_spi[QSPI_IRQ]);
|
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_QSPI_BUS; i++) {
|
|
|
|
gchar *bus_name;
|
|
|
|
gchar *target_bus;
|
|
|
|
|
|
|
|
/* Alias controller SPI bus to the SoC itself */
|
|
|
|
bus_name = g_strdup_printf("qspi%d", i);
|
|
|
|
target_bus = g_strdup_printf("spi%d", i);
|
|
|
|
object_property_add_alias(OBJECT(s), bus_name,
|
|
|
|
OBJECT(&s->qspi), target_bus,
|
|
|
|
&error_abort);
|
|
|
|
g_free(bus_name);
|
|
|
|
g_free(target_bus);
|
|
|
|
}
|
|
|
|
|
2016-06-14 17:59:15 +03:00
|
|
|
object_property_set_bool(OBJECT(&s->dp), true, "realized", &err);
|
|
|
|
if (err) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->dp), 0, DP_ADDR);
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->dp), 0, gic_spi[DP_IRQ]);
|
|
|
|
|
|
|
|
object_property_set_bool(OBJECT(&s->dpdma), true, "realized", &err);
|
|
|
|
if (err) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
2016-01-21 17:15:03 +03:00
|
|
|
}
|
2016-06-14 17:59:15 +03:00
|
|
|
object_property_set_link(OBJECT(&s->dp), OBJECT(&s->dpdma), "dpdma",
|
|
|
|
&error_abort);
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->dpdma), 0, DPDMA_ADDR);
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->dpdma), 0, gic_spi[DPDMA_IRQ]);
|
2018-01-22 22:43:52 +03:00
|
|
|
|
|
|
|
object_property_set_bool(OBJECT(&s->ipi), true, "realized", &err);
|
|
|
|
if (err) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->ipi), 0, IPI_ADDR);
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->ipi), 0, gic_spi[IPI_IRQ]);
|
2018-03-02 13:45:35 +03:00
|
|
|
|
|
|
|
object_property_set_bool(OBJECT(&s->rtc), true, "realized", &err);
|
|
|
|
if (err) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->rtc), 0, RTC_ADDR);
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->rtc), 0, gic_spi[RTC_IRQ]);
|
2018-05-18 19:48:07 +03:00
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_GDMA_CH; i++) {
|
|
|
|
object_property_set_uint(OBJECT(&s->gdma[i]), 128, "bus-width", &err);
|
|
|
|
object_property_set_bool(OBJECT(&s->gdma[i]), true, "realized", &err);
|
|
|
|
if (err) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->gdma[i]), 0, gdma_ch_addr[i]);
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->gdma[i]), 0,
|
|
|
|
gic_spi[gdma_ch_intr[i]]);
|
|
|
|
}
|
|
|
|
|
|
|
|
for (i = 0; i < XLNX_ZYNQMP_NUM_ADMA_CH; i++) {
|
|
|
|
object_property_set_bool(OBJECT(&s->adma[i]), true, "realized", &err);
|
|
|
|
if (err) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
sysbus_mmio_map(SYS_BUS_DEVICE(&s->adma[i]), 0, adma_ch_addr[i]);
|
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->adma[i]), 0,
|
|
|
|
gic_spi[adma_ch_intr[i]]);
|
|
|
|
}
|
2015-05-15 05:22:58 +03:00
|
|
|
}
|
|
|
|
|
2015-06-19 16:17:45 +03:00
|
|
|
static Property xlnx_zynqmp_props[] = {
|
|
|
|
DEFINE_PROP_STRING("boot-cpu", XlnxZynqMPState, boot_cpu),
|
2016-06-06 18:59:29 +03:00
|
|
|
DEFINE_PROP_BOOL("secure", XlnxZynqMPState, secure, false),
|
2017-09-14 20:43:18 +03:00
|
|
|
DEFINE_PROP_BOOL("virtualization", XlnxZynqMPState, virt, false),
|
2016-06-06 18:59:29 +03:00
|
|
|
DEFINE_PROP_BOOL("has_rpu", XlnxZynqMPState, has_rpu, false),
|
2017-09-07 15:54:51 +03:00
|
|
|
DEFINE_PROP_LINK("ddr-ram", XlnxZynqMPState, ddr_ram, TYPE_MEMORY_REGION,
|
|
|
|
MemoryRegion *),
|
2015-06-19 16:17:45 +03:00
|
|
|
DEFINE_PROP_END_OF_LIST()
|
|
|
|
};
|
|
|
|
|
2015-05-15 05:22:58 +03:00
|
|
|
static void xlnx_zynqmp_class_init(ObjectClass *oc, void *data)
|
|
|
|
{
|
|
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
|
|
|
|
2015-06-19 16:17:45 +03:00
|
|
|
dc->props = xlnx_zynqmp_props;
|
2015-05-15 05:22:58 +03:00
|
|
|
dc->realize = xlnx_zynqmp_realize;
|
2017-10-06 18:46:47 +03:00
|
|
|
/* Reason: Uses serial_hds in realize function, thus can't be used twice */
|
|
|
|
dc->user_creatable = false;
|
2015-05-15 05:22:58 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
static const TypeInfo xlnx_zynqmp_type_info = {
|
|
|
|
.name = TYPE_XLNX_ZYNQMP,
|
|
|
|
.parent = TYPE_DEVICE,
|
|
|
|
.instance_size = sizeof(XlnxZynqMPState),
|
|
|
|
.instance_init = xlnx_zynqmp_init,
|
|
|
|
.class_init = xlnx_zynqmp_class_init,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void xlnx_zynqmp_register_types(void)
|
|
|
|
{
|
|
|
|
type_register_static(&xlnx_zynqmp_type_info);
|
|
|
|
}
|
|
|
|
|
|
|
|
type_init(xlnx_zynqmp_register_types)
|