2012-02-14 04:16:17 +04:00
|
|
|
/*
|
|
|
|
* QEMU UniCore32 CPU
|
|
|
|
*
|
2012-08-10 10:42:23 +04:00
|
|
|
* Copyright (c) 2010-2012 Guan Xuetao
|
2012-02-14 04:16:17 +04:00
|
|
|
* Copyright (c) 2012 SUSE LINUX Products GmbH
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* Contributions from 2012-04-01 on are considered under GPL version 2,
|
|
|
|
* or (at your option) any later version.
|
|
|
|
*/
|
|
|
|
|
2012-05-03 08:43:49 +04:00
|
|
|
#include "cpu.h"
|
2012-02-14 04:16:17 +04:00
|
|
|
#include "qemu-common.h"
|
2013-01-20 14:43:30 +04:00
|
|
|
#include "migration/vmstate.h"
|
2012-02-14 04:16:17 +04:00
|
|
|
|
2013-06-28 21:41:07 +04:00
|
|
|
static void uc32_cpu_set_pc(CPUState *cs, vaddr value)
|
|
|
|
{
|
|
|
|
UniCore32CPU *cpu = UNICORE32_CPU(cs);
|
|
|
|
|
|
|
|
cpu->env.regs[31] = value;
|
|
|
|
}
|
|
|
|
|
2013-08-25 20:53:55 +04:00
|
|
|
static bool uc32_cpu_has_work(CPUState *cs)
|
|
|
|
{
|
|
|
|
return cs->interrupt_request &
|
|
|
|
(CPU_INTERRUPT_HARD | CPU_INTERRUPT_EXITTB);
|
|
|
|
}
|
|
|
|
|
2012-03-29 20:03:18 +04:00
|
|
|
static inline void set_feature(CPUUniCore32State *env, int feature)
|
|
|
|
{
|
|
|
|
env->features |= feature;
|
|
|
|
}
|
|
|
|
|
2012-02-14 04:16:17 +04:00
|
|
|
/* CPU models */
|
|
|
|
|
2013-01-23 15:07:17 +04:00
|
|
|
static ObjectClass *uc32_cpu_class_by_name(const char *cpu_model)
|
|
|
|
{
|
|
|
|
ObjectClass *oc;
|
2013-01-28 02:25:25 +04:00
|
|
|
char *typename;
|
2013-01-23 15:07:17 +04:00
|
|
|
|
|
|
|
if (cpu_model == NULL) {
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
2013-01-28 02:25:25 +04:00
|
|
|
typename = g_strdup_printf("%s-" TYPE_UNICORE32_CPU, cpu_model);
|
|
|
|
oc = object_class_by_name(typename);
|
|
|
|
g_free(typename);
|
2013-01-23 15:41:38 +04:00
|
|
|
if (oc != NULL && (!object_class_dynamic_cast(oc, TYPE_UNICORE32_CPU) ||
|
|
|
|
object_class_is_abstract(oc))) {
|
2013-01-23 15:07:17 +04:00
|
|
|
oc = NULL;
|
|
|
|
}
|
|
|
|
return oc;
|
|
|
|
}
|
|
|
|
|
2012-02-14 04:16:17 +04:00
|
|
|
typedef struct UniCore32CPUInfo {
|
|
|
|
const char *name;
|
|
|
|
void (*instance_init)(Object *obj);
|
|
|
|
} UniCore32CPUInfo;
|
|
|
|
|
|
|
|
static void unicore_ii_cpu_initfn(Object *obj)
|
|
|
|
{
|
|
|
|
UniCore32CPU *cpu = UNICORE32_CPU(obj);
|
|
|
|
CPUUniCore32State *env = &cpu->env;
|
|
|
|
|
2012-08-10 10:42:23 +04:00
|
|
|
env->cp0.c0_cpuid = 0x4d000863;
|
|
|
|
env->cp0.c0_cachetype = 0x0d152152;
|
|
|
|
env->cp0.c1_sys = 0x2000;
|
|
|
|
env->cp0.c2_base = 0x0;
|
|
|
|
env->cp0.c3_faultstatus = 0x0;
|
|
|
|
env->cp0.c4_faultaddr = 0x0;
|
|
|
|
env->ucf64.xregs[UC32_UCF64_FPSCR] = 0;
|
2012-03-29 20:03:18 +04:00
|
|
|
|
|
|
|
set_feature(env, UC32_HWCAP_CMOV);
|
|
|
|
set_feature(env, UC32_HWCAP_UCF64);
|
2012-02-14 04:16:17 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
static void uc32_any_cpu_initfn(Object *obj)
|
|
|
|
{
|
|
|
|
UniCore32CPU *cpu = UNICORE32_CPU(obj);
|
|
|
|
CPUUniCore32State *env = &cpu->env;
|
|
|
|
|
|
|
|
env->cp0.c0_cpuid = 0xffffffff;
|
2012-08-10 10:42:23 +04:00
|
|
|
env->ucf64.xregs[UC32_UCF64_FPSCR] = 0;
|
2012-03-29 20:03:18 +04:00
|
|
|
|
|
|
|
set_feature(env, UC32_HWCAP_CMOV);
|
|
|
|
set_feature(env, UC32_HWCAP_UCF64);
|
2012-02-14 04:16:17 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
static const UniCore32CPUInfo uc32_cpus[] = {
|
|
|
|
{ .name = "UniCore-II", .instance_init = unicore_ii_cpu_initfn },
|
|
|
|
{ .name = "any", .instance_init = uc32_any_cpu_initfn },
|
|
|
|
};
|
|
|
|
|
2013-01-05 17:38:30 +04:00
|
|
|
static void uc32_cpu_realizefn(DeviceState *dev, Error **errp)
|
|
|
|
{
|
|
|
|
UniCore32CPUClass *ucc = UNICORE32_CPU_GET_CLASS(dev);
|
|
|
|
|
2013-07-27 04:53:25 +04:00
|
|
|
qemu_init_vcpu(CPU(dev));
|
|
|
|
|
2013-01-05 17:38:30 +04:00
|
|
|
ucc->parent_realize(dev, errp);
|
|
|
|
}
|
|
|
|
|
2012-02-14 04:16:17 +04:00
|
|
|
static void uc32_cpu_initfn(Object *obj)
|
|
|
|
{
|
2013-01-17 15:13:41 +04:00
|
|
|
CPUState *cs = CPU(obj);
|
2012-02-14 04:16:17 +04:00
|
|
|
UniCore32CPU *cpu = UNICORE32_CPU(obj);
|
|
|
|
CPUUniCore32State *env = &cpu->env;
|
2013-01-20 04:36:47 +04:00
|
|
|
static bool inited;
|
2012-02-14 04:16:17 +04:00
|
|
|
|
2013-01-17 15:13:41 +04:00
|
|
|
cs->env_ptr = env;
|
2015-06-24 05:31:18 +03:00
|
|
|
cpu_exec_init(cs, &error_abort);
|
2012-02-14 04:16:17 +04:00
|
|
|
|
2012-08-10 10:42:23 +04:00
|
|
|
#ifdef CONFIG_USER_ONLY
|
2012-02-14 04:16:17 +04:00
|
|
|
env->uncached_asr = ASR_MODE_USER;
|
|
|
|
env->regs[31] = 0;
|
2012-08-10 10:42:23 +04:00
|
|
|
#else
|
|
|
|
env->uncached_asr = ASR_MODE_PRIV;
|
|
|
|
env->regs[31] = 0x03000000;
|
|
|
|
#endif
|
2012-02-14 04:16:17 +04:00
|
|
|
|
2013-09-04 04:19:44 +04:00
|
|
|
tlb_flush(cs, 1);
|
2013-01-20 04:36:47 +04:00
|
|
|
|
|
|
|
if (tcg_enabled() && !inited) {
|
|
|
|
inited = true;
|
|
|
|
uc32_translate_init();
|
|
|
|
}
|
2012-02-14 04:16:17 +04:00
|
|
|
}
|
|
|
|
|
2013-01-20 14:43:30 +04:00
|
|
|
static const VMStateDescription vmstate_uc32_cpu = {
|
|
|
|
.name = "cpu",
|
|
|
|
.unmigratable = 1,
|
|
|
|
};
|
|
|
|
|
2013-01-23 15:07:17 +04:00
|
|
|
static void uc32_cpu_class_init(ObjectClass *oc, void *data)
|
|
|
|
{
|
2013-01-20 14:43:30 +04:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
2013-01-23 15:07:17 +04:00
|
|
|
CPUClass *cc = CPU_CLASS(oc);
|
2013-01-05 17:38:30 +04:00
|
|
|
UniCore32CPUClass *ucc = UNICORE32_CPU_CLASS(oc);
|
|
|
|
|
|
|
|
ucc->parent_realize = dc->realize;
|
|
|
|
dc->realize = uc32_cpu_realizefn;
|
2013-01-23 15:07:17 +04:00
|
|
|
|
|
|
|
cc->class_by_name = uc32_cpu_class_by_name;
|
2013-08-25 20:53:55 +04:00
|
|
|
cc->has_work = uc32_cpu_has_work;
|
2013-02-02 13:57:51 +04:00
|
|
|
cc->do_interrupt = uc32_cpu_do_interrupt;
|
2014-09-13 20:45:24 +04:00
|
|
|
cc->cpu_exec_interrupt = uc32_cpu_exec_interrupt;
|
2013-05-27 03:33:50 +04:00
|
|
|
cc->dump_state = uc32_cpu_dump_state;
|
2013-06-28 21:41:07 +04:00
|
|
|
cc->set_pc = uc32_cpu_set_pc;
|
2013-08-26 05:01:33 +04:00
|
|
|
#ifdef CONFIG_USER_ONLY
|
|
|
|
cc->handle_mmu_fault = uc32_cpu_handle_mmu_fault;
|
|
|
|
#else
|
2013-06-29 20:55:54 +04:00
|
|
|
cc->get_phys_page_debug = uc32_cpu_get_phys_page_debug;
|
|
|
|
#endif
|
2013-01-20 14:43:30 +04:00
|
|
|
dc->vmsd = &vmstate_uc32_cpu;
|
2013-01-23 15:07:17 +04:00
|
|
|
}
|
|
|
|
|
2012-02-14 04:16:17 +04:00
|
|
|
static void uc32_register_cpu_type(const UniCore32CPUInfo *info)
|
|
|
|
{
|
|
|
|
TypeInfo type_info = {
|
|
|
|
.parent = TYPE_UNICORE32_CPU,
|
|
|
|
.instance_init = info->instance_init,
|
|
|
|
};
|
|
|
|
|
2013-01-28 02:25:25 +04:00
|
|
|
type_info.name = g_strdup_printf("%s-" TYPE_UNICORE32_CPU, info->name);
|
2013-01-23 15:01:00 +04:00
|
|
|
type_register(&type_info);
|
2013-01-28 02:25:25 +04:00
|
|
|
g_free((void *)type_info.name);
|
2012-02-14 04:16:17 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
static const TypeInfo uc32_cpu_type_info = {
|
|
|
|
.name = TYPE_UNICORE32_CPU,
|
|
|
|
.parent = TYPE_CPU,
|
|
|
|
.instance_size = sizeof(UniCore32CPU),
|
|
|
|
.instance_init = uc32_cpu_initfn,
|
|
|
|
.abstract = true,
|
|
|
|
.class_size = sizeof(UniCore32CPUClass),
|
2013-01-23 15:07:17 +04:00
|
|
|
.class_init = uc32_cpu_class_init,
|
2012-02-14 04:16:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
static void uc32_cpu_register_types(void)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
type_register_static(&uc32_cpu_type_info);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(uc32_cpus); i++) {
|
|
|
|
uc32_register_cpu_type(&uc32_cpus[i]);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
type_init(uc32_cpu_register_types)
|