Purdea Andrei f32614ae7f verilog syntax: clarify that also refers to systemverilog,
...and make sure it also takes .sv files as well.

Signed-off-by: Andrew Borodin <aborodin@vmail.ru>
2020-06-06 19:44:02 +03:00
..
2013-07-23 14:15:24 +04:00
2014-09-02 15:32:36 +04:00
2016-03-16 09:36:26 +03:00
2016-01-01 17:44:26 +04:00
2016-01-07 09:04:35 +03:00