2005-08-10 23:04:19 +04:00
|
|
|
TODO (know issues in CPU model):
|
|
|
|
|
-------------------------------
|
|
|
|
|
|
|
|
|
|
[!] The following 3DNow! instructions still not implemented:
|
|
|
|
|
PF2IW_PqQq
|
|
|
|
|
PFNACC_PqQq
|
|
|
|
|
PFPNACC_PqQq
|
|
|
|
|
PFCMPGE_PqQq
|
|
|
|
|
PFCMPGT_PqQq
|
|
|
|
|
PFCMPEQ_PqQq
|
|
|
|
|
PFMIN_PqQq
|
|
|
|
|
PFMAX_PqQq
|
|
|
|
|
PFRCP_PqQq
|
|
|
|
|
PFRSQRT_PqQq
|
|
|
|
|
PFSUB_PqQq
|
|
|
|
|
PFSUBR_PqQq
|
|
|
|
|
PFADD_PqQq
|
|
|
|
|
PFACC_PqQq,
|
|
|
|
|
PFMUL_PqQq
|
|
|
|
|
PFRCPIT1_PqQq
|
|
|
|
|
PFRSQIT1_PqQq
|
|
|
|
|
PFRCPIT2_PqQq
|
|
|
|
|
|
|
|
|
|
[!] CPUID does not report 3DNow! instruction set
|
|
|
|
|
|
2006-01-11 21:22:12 +03:00
|
|
|
[!] Some of APIC functionality still not implemented, for example
|
|
|
|
|
|
2008-12-12 00:00:01 +03:00
|
|
|
- LVT pins handling
|
2006-01-11 21:22:12 +03:00
|
|
|
- Filter interrupts according processor priority (PPR)
|
2005-08-10 23:04:19 +04:00
|
|
|
|
2005-10-14 02:53:03 +04:00
|
|
|
[!] REP NOP is PAUSE (on P4/XEON)
|
|
|
|
|
|
|
|
|
|
When running in SMP mode, this means that we are in a spin loop.
|
|
|
|
|
This processor should yield to the other one, as we are anyhow waiting
|
|
|
|
|
for a lock, and any other processor is responsible for this.
|
2007-01-29 00:27:31 +03:00
|
|
|
|
2008-04-08 21:59:51 +04:00
|
|
|
[!] 32-bit linear address wrap when executing in legacy mode might be
|
2008-04-16 09:41:43 +04:00
|
|
|
not implemented correctly for system memory accesses (like descriptor
|
2008-04-08 21:59:51 +04:00
|
|
|
tables and etc)
|
|
|
|
|
|
2008-02-03 00:46:54 +03:00
|
|
|
[!] AMD and Intel x86_64 implementations are different.
|
2009-10-02 20:09:08 +04:00
|
|
|
Currently Bochs emulation is according to Intel version.
|
2007-04-10 00:28:15 +04:00
|
|
|
Do we need to support both ?
|
|
|
|
|
|
|
|
|
|
[!] More flexible CPUID - vendor and etc
|
2007-09-20 21:33:35 +04:00
|
|
|
|
2009-01-31 14:34:51 +03:00
|
|
|
[!] VMX:
|
|
|
|
|
|
|
|
|
|
- Dual-monitor treatment of SMIs and SMM not implemented yet
|
|
|
|
|
- NMI virtualization, APIC virtualization not implemented yet
|
|
|
|
|
- VMENTER to not-active state not supported yet
|
|
|
|
|
- No advanced features like Extended Page Tables (EPT) or VPID
|
|
|
|
|
|
|
|
|
|
[!] SSE4A, SSE5A, SMX, SVM, AVX
|
