2020-03-25 23:05:14 +03:00
|
|
|
#include <stdint.h>
|
|
|
|
#include <stddef.h>
|
2020-05-03 23:37:24 +03:00
|
|
|
#include <stdbool.h>
|
2020-03-25 23:05:14 +03:00
|
|
|
#include <protos/stivale.h>
|
2020-11-27 21:33:34 +03:00
|
|
|
#include <lib/libc.h>
|
2020-03-25 23:05:14 +03:00
|
|
|
#include <lib/elf.h>
|
2020-03-26 02:46:35 +03:00
|
|
|
#include <lib/blib.h>
|
2020-03-26 03:37:56 +03:00
|
|
|
#include <lib/acpi.h>
|
2020-03-30 23:27:15 +03:00
|
|
|
#include <lib/config.h>
|
2020-04-30 22:19:12 +03:00
|
|
|
#include <lib/time.h>
|
2020-05-10 01:38:27 +03:00
|
|
|
#include <lib/print.h>
|
2020-06-01 05:47:55 +03:00
|
|
|
#include <lib/real.h>
|
2020-11-02 11:20:34 +03:00
|
|
|
#include <lib/uri.h>
|
2021-03-02 08:21:05 +03:00
|
|
|
#include <lib/fb.h>
|
2020-09-02 10:55:56 +03:00
|
|
|
#include <lib/term.h>
|
2020-09-18 21:02:10 +03:00
|
|
|
#include <sys/pic.h>
|
2020-10-12 22:49:17 +03:00
|
|
|
#include <sys/cpu.h>
|
2021-03-07 02:52:25 +03:00
|
|
|
#include <sys/gdt.h>
|
2020-04-14 06:20:55 +03:00
|
|
|
#include <fs/file.h>
|
2020-09-21 13:15:55 +03:00
|
|
|
#include <mm/vmm.h>
|
2020-09-20 13:03:44 +03:00
|
|
|
#include <mm/pmm.h>
|
2020-09-18 13:51:26 +03:00
|
|
|
#include <stivale/stivale.h>
|
2021-04-04 05:51:55 +03:00
|
|
|
#include <drivers/vga_textmode.h>
|
2020-03-26 02:46:35 +03:00
|
|
|
|
2021-05-04 16:17:36 +03:00
|
|
|
#define REPORTED_ADDR(PTR) \
|
|
|
|
((PTR) + ((stivale_hdr.flags & (1 << 3)) ? \
|
|
|
|
(want_5lv ? 0xff00000000000000 : 0xffff800000000000) : 0))
|
|
|
|
|
2020-03-26 06:06:23 +03:00
|
|
|
struct stivale_struct stivale_struct = {0};
|
2020-03-25 23:05:14 +03:00
|
|
|
|
2020-11-17 01:31:03 +03:00
|
|
|
void stivale_load(char *config, char *cmdline) {
|
2021-03-12 02:04:37 +03:00
|
|
|
// BIOS or UEFI?
|
|
|
|
#if defined (bios)
|
|
|
|
stivale_struct.flags |= (1 << 0);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
stivale_struct.flags |= (1 << 1); // we give colour information
|
2021-04-28 21:15:24 +03:00
|
|
|
stivale_struct.flags |= (1 << 2); // we give SMBIOS information
|
2020-05-15 06:47:38 +03:00
|
|
|
|
2021-03-28 16:46:59 +03:00
|
|
|
struct file_handle *kernel_file = ext_mem_alloc(sizeof(struct file_handle));
|
2020-10-17 07:23:11 +03:00
|
|
|
|
2020-11-27 21:33:34 +03:00
|
|
|
char *kernel_path = config_get_value(config, 0, "KERNEL_PATH");
|
|
|
|
if (kernel_path == NULL)
|
2021-05-20 02:16:39 +03:00
|
|
|
panic("stivale: KERNEL_PATH not specified");
|
2020-10-17 07:23:11 +03:00
|
|
|
|
2021-05-11 07:46:42 +03:00
|
|
|
print("stivale: Loading kernel `%s`...\n", kernel_path);
|
|
|
|
|
2021-03-28 16:46:59 +03:00
|
|
|
if (!uri_open(kernel_file, kernel_path))
|
2021-05-20 02:16:39 +03:00
|
|
|
panic("stivale: Could not open kernel resource");
|
2020-05-06 17:38:45 +03:00
|
|
|
|
2020-03-26 02:46:35 +03:00
|
|
|
struct stivale_header stivale_hdr;
|
2020-04-18 19:01:29 +03:00
|
|
|
|
2021-03-28 16:46:59 +03:00
|
|
|
uint8_t *kernel = freadall(kernel_file, STIVALE_MMAP_BOOTLOADER_RECLAIMABLE);
|
|
|
|
|
2020-10-17 07:23:11 +03:00
|
|
|
int bits = elf_bits(kernel);
|
2020-04-18 19:01:29 +03:00
|
|
|
|
|
|
|
int ret;
|
|
|
|
|
2021-03-26 17:47:59 +03:00
|
|
|
bool level5pg = false;
|
|
|
|
|
2021-04-15 05:32:49 +03:00
|
|
|
char *kaslr_s = config_get_value(config, 0, "KASLR");
|
|
|
|
bool kaslr = true;
|
|
|
|
if (kaslr_s != NULL && strcmp(kaslr_s, "no") == 0)
|
|
|
|
kaslr = false;
|
|
|
|
|
2020-05-29 12:05:50 +03:00
|
|
|
uint64_t slide = 0;
|
2021-03-26 17:47:59 +03:00
|
|
|
uint64_t entry_point = 0;
|
2020-05-29 12:05:50 +03:00
|
|
|
|
2020-04-18 19:01:29 +03:00
|
|
|
switch (bits) {
|
2020-05-03 23:37:24 +03:00
|
|
|
case 64: {
|
2020-04-30 14:03:04 +03:00
|
|
|
// Check if 64 bit CPU
|
2020-05-03 23:37:24 +03:00
|
|
|
uint32_t eax, ebx, ecx, edx;
|
2020-11-16 23:23:11 +03:00
|
|
|
if (!cpuid(0x80000001, 0, &eax, &ebx, &ecx, &edx) || !(edx & (1 << 29))) {
|
2020-05-03 23:37:24 +03:00
|
|
|
panic("stivale: This CPU does not support 64-bit mode.");
|
|
|
|
}
|
|
|
|
// Check if 5-level paging is available
|
2020-11-16 23:23:11 +03:00
|
|
|
if (cpuid(0x00000007, 0, &eax, &ebx, &ecx, &edx) && (ecx & (1 << 16))) {
|
2021-05-11 07:46:42 +03:00
|
|
|
printv("stivale: CPU has 5-level paging support\n");
|
2020-05-03 23:37:24 +03:00
|
|
|
level5pg = true;
|
2020-04-30 14:03:04 +03:00
|
|
|
}
|
2020-05-29 12:05:50 +03:00
|
|
|
|
2021-06-29 16:50:20 +03:00
|
|
|
if (elf64_load(kernel, &entry_point, &slide, STIVALE_MMAP_KERNEL_AND_MODULES, kaslr, false))
|
2021-03-26 17:47:59 +03:00
|
|
|
panic("stivale: ELF64 load failure");
|
2020-05-29 12:05:50 +03:00
|
|
|
|
2020-12-28 01:11:11 +03:00
|
|
|
ret = elf64_load_section(kernel, &stivale_hdr, ".stivalehdr", sizeof(struct stivale_header), slide);
|
|
|
|
|
2020-04-18 19:01:29 +03:00
|
|
|
break;
|
2020-05-03 23:37:24 +03:00
|
|
|
}
|
2021-03-26 17:47:59 +03:00
|
|
|
case 32: {
|
|
|
|
if (elf32_load(kernel, (uint32_t *)&entry_point, 10))
|
|
|
|
panic("stivale: ELF32 load failure");
|
|
|
|
|
2020-10-17 07:23:11 +03:00
|
|
|
ret = elf32_load_section(kernel, &stivale_hdr, ".stivalehdr", sizeof(struct stivale_header));
|
2021-03-26 17:47:59 +03:00
|
|
|
|
2020-04-18 19:01:29 +03:00
|
|
|
break;
|
2021-03-26 17:47:59 +03:00
|
|
|
}
|
2020-04-29 17:53:05 +03:00
|
|
|
default:
|
2020-04-30 14:03:04 +03:00
|
|
|
panic("stivale: Not 32 nor 64 bit x86 ELF file.");
|
2020-04-18 19:01:29 +03:00
|
|
|
}
|
|
|
|
|
2021-05-11 07:46:42 +03:00
|
|
|
printv("stivale: %u-bit ELF file detected\n", bits);
|
2021-05-11 07:12:33 +03:00
|
|
|
|
2020-03-26 02:46:35 +03:00
|
|
|
switch (ret) {
|
|
|
|
case 1:
|
2020-05-10 01:48:58 +03:00
|
|
|
panic("stivale: File is not a valid ELF.");
|
2020-03-26 02:46:35 +03:00
|
|
|
case 2:
|
2020-05-10 01:48:58 +03:00
|
|
|
panic("stivale: Section .stivalehdr not found.");
|
2020-03-26 02:46:35 +03:00
|
|
|
case 3:
|
2020-05-10 01:48:58 +03:00
|
|
|
panic("stivale: Section .stivalehdr exceeds the size of the struct.");
|
2020-05-30 16:44:14 +03:00
|
|
|
case 4:
|
|
|
|
panic("stivale: Section .stivalehdr is smaller than size of the struct.");
|
2020-03-26 02:46:35 +03:00
|
|
|
}
|
|
|
|
|
2021-05-05 01:53:18 +03:00
|
|
|
if ((stivale_hdr.flags & (1 << 3)) && bits == 32) {
|
|
|
|
panic("stivale: Higher half addresses header flag not supported in 32-bit mode.");
|
|
|
|
}
|
|
|
|
|
2021-05-04 16:17:36 +03:00
|
|
|
bool want_5lv = level5pg && (stivale_hdr.flags & (1 << 1));
|
|
|
|
|
2020-05-30 16:44:14 +03:00
|
|
|
if (stivale_hdr.entry_point != 0)
|
|
|
|
entry_point = stivale_hdr.entry_point;
|
|
|
|
|
2021-05-11 07:46:42 +03:00
|
|
|
if (verbose) {
|
|
|
|
print("stivale: Kernel slide: %X\n", slide);
|
2021-05-11 07:12:33 +03:00
|
|
|
|
2021-05-11 07:46:42 +03:00
|
|
|
print("stivale: Entry point at: %X\n", entry_point);
|
|
|
|
print("stivale: Requested stack at: %X\n", stivale_hdr.stack);
|
|
|
|
}
|
2021-05-11 07:12:33 +03:00
|
|
|
|
2020-03-30 23:27:15 +03:00
|
|
|
stivale_struct.module_count = 0;
|
|
|
|
uint64_t *prev_mod_ptr = &stivale_struct.modules;
|
|
|
|
for (int i = 0; ; i++) {
|
2020-11-27 21:33:34 +03:00
|
|
|
char *module_path = config_get_value(config, i, "MODULE_PATH");
|
|
|
|
if (module_path == NULL)
|
2020-03-30 23:27:15 +03:00
|
|
|
break;
|
|
|
|
|
|
|
|
stivale_struct.module_count++;
|
|
|
|
|
2020-12-31 05:26:19 +03:00
|
|
|
struct stivale_module *m = ext_mem_alloc(sizeof(struct stivale_module));
|
2020-03-30 23:27:15 +03:00
|
|
|
|
2020-11-27 21:33:34 +03:00
|
|
|
char *module_string = config_get_value(config, i, "MODULE_STRING");
|
|
|
|
if (module_string == NULL) {
|
2020-06-05 18:51:33 +03:00
|
|
|
m->string[0] = '\0';
|
2020-11-27 21:33:34 +03:00
|
|
|
} else {
|
|
|
|
// TODO perhaps change this to be a pointer
|
|
|
|
size_t str_len = strlen(module_string);
|
|
|
|
if (str_len > 127)
|
|
|
|
str_len = 127;
|
|
|
|
memcpy(m->string, module_string, str_len);
|
2020-06-05 18:51:33 +03:00
|
|
|
}
|
2020-03-30 23:27:15 +03:00
|
|
|
|
2021-01-02 23:44:27 +03:00
|
|
|
print("stivale: Loading module `%s`...\n", module_path);
|
|
|
|
|
2020-04-14 06:20:55 +03:00
|
|
|
struct file_handle f;
|
2020-11-27 21:33:34 +03:00
|
|
|
if (!uri_open(&f, module_path))
|
2021-05-20 02:16:39 +03:00
|
|
|
panic("stivale: Requested module with path \"%s\" not found!", module_path);
|
2020-03-30 23:27:15 +03:00
|
|
|
|
2021-05-04 16:17:36 +03:00
|
|
|
m->begin = REPORTED_ADDR((uint64_t)(size_t)freadall(&f, STIVALE_MMAP_KERNEL_AND_MODULES));
|
2020-04-14 06:20:55 +03:00
|
|
|
m->end = m->begin + f.size;
|
2020-03-30 23:27:15 +03:00
|
|
|
m->next = 0;
|
|
|
|
|
2021-05-04 16:17:36 +03:00
|
|
|
*prev_mod_ptr = REPORTED_ADDR((uint64_t)(size_t)m);
|
2020-03-30 23:27:15 +03:00
|
|
|
prev_mod_ptr = &m->next;
|
2021-05-11 07:12:33 +03:00
|
|
|
|
2021-05-11 07:46:42 +03:00
|
|
|
if (verbose) {
|
|
|
|
print("stivale: Requested module %u:\n", i);
|
|
|
|
print(" Path: %s\n", module_path);
|
|
|
|
print(" String: %s\n", m->string);
|
|
|
|
print(" Begin: %X\n", m->begin);
|
|
|
|
print(" End: %X\n", m->end);
|
|
|
|
}
|
2020-03-30 23:27:15 +03:00
|
|
|
}
|
|
|
|
|
2021-05-04 16:17:36 +03:00
|
|
|
uint64_t rsdp = (uint64_t)(size_t)acpi_get_rsdp();
|
|
|
|
|
|
|
|
if (rsdp)
|
|
|
|
stivale_struct.rsdp = REPORTED_ADDR(rsdp);
|
2020-03-26 03:37:56 +03:00
|
|
|
|
2021-05-04 16:17:36 +03:00
|
|
|
uint64_t smbios_entry_32 = 0, smbios_entry_64 = 0;
|
|
|
|
acpi_get_smbios((void **)&smbios_entry_32, (void **)&smbios_entry_64);
|
2021-04-28 21:15:24 +03:00
|
|
|
|
2021-05-04 16:17:36 +03:00
|
|
|
if (smbios_entry_32)
|
|
|
|
stivale_struct.smbios_entry_32 = REPORTED_ADDR(smbios_entry_32);
|
|
|
|
if (smbios_entry_64)
|
|
|
|
stivale_struct.smbios_entry_64 = REPORTED_ADDR(smbios_entry_64);
|
|
|
|
|
|
|
|
stivale_struct.cmdline = REPORTED_ADDR((uint64_t)(size_t)cmdline);
|
2020-03-31 11:48:24 +03:00
|
|
|
|
2020-04-30 22:19:12 +03:00
|
|
|
stivale_struct.epoch = time();
|
2021-05-11 07:46:42 +03:00
|
|
|
printv("stivale: Current epoch: %U\n", stivale_struct.epoch);
|
2020-04-30 22:19:12 +03:00
|
|
|
|
2021-04-04 19:05:18 +03:00
|
|
|
term_deinit();
|
|
|
|
|
2020-05-03 23:37:24 +03:00
|
|
|
if (stivale_hdr.flags & (1 << 0)) {
|
2020-11-09 14:31:47 +03:00
|
|
|
int req_width = stivale_hdr.framebuffer_width;
|
|
|
|
int req_height = stivale_hdr.framebuffer_height;
|
|
|
|
int req_bpp = stivale_hdr.framebuffer_bpp;
|
|
|
|
|
2020-11-27 21:33:34 +03:00
|
|
|
char *resolution = config_get_value(config, 0, "RESOLUTION");
|
|
|
|
if (resolution != NULL)
|
|
|
|
parse_resolution(&req_width, &req_height, &req_bpp, resolution);
|
2020-11-09 14:31:47 +03:00
|
|
|
|
2021-03-02 08:21:05 +03:00
|
|
|
struct fb_info fbinfo;
|
|
|
|
if (!fb_init(&fbinfo, req_width, req_height, req_bpp))
|
2020-12-05 04:10:02 +03:00
|
|
|
panic("stivale: Unable to set video mode");
|
|
|
|
|
2021-04-11 02:38:06 +03:00
|
|
|
memmap_alloc_range(fbinfo.framebuffer_addr,
|
|
|
|
(uint64_t)fbinfo.framebuffer_pitch * fbinfo.framebuffer_height,
|
|
|
|
MEMMAP_FRAMEBUFFER, false, false, false, true);
|
|
|
|
|
2021-05-04 16:17:36 +03:00
|
|
|
stivale_struct.framebuffer_addr = REPORTED_ADDR((uint64_t)fbinfo.framebuffer_addr);
|
2020-12-05 04:10:02 +03:00
|
|
|
stivale_struct.framebuffer_width = fbinfo.framebuffer_width;
|
|
|
|
stivale_struct.framebuffer_height = fbinfo.framebuffer_height;
|
|
|
|
stivale_struct.framebuffer_bpp = fbinfo.framebuffer_bpp;
|
|
|
|
stivale_struct.framebuffer_pitch = fbinfo.framebuffer_pitch;
|
|
|
|
stivale_struct.fb_memory_model = STIVALE_FBUF_MMODEL_RGB;
|
|
|
|
stivale_struct.fb_red_mask_size = fbinfo.red_mask_size;
|
|
|
|
stivale_struct.fb_red_mask_shift = fbinfo.red_mask_shift;
|
|
|
|
stivale_struct.fb_green_mask_size = fbinfo.green_mask_size;
|
|
|
|
stivale_struct.fb_green_mask_shift = fbinfo.green_mask_shift;
|
|
|
|
stivale_struct.fb_blue_mask_size = fbinfo.blue_mask_size;
|
|
|
|
stivale_struct.fb_blue_mask_shift = fbinfo.blue_mask_shift;
|
2021-03-31 02:48:27 +03:00
|
|
|
} else {
|
|
|
|
#if defined (uefi)
|
|
|
|
panic("stivale: Cannot use text mode with UEFI.");
|
2021-04-04 05:51:55 +03:00
|
|
|
#elif defined (bios)
|
|
|
|
int rows, cols;
|
|
|
|
init_vga_textmode(&rows, &cols, false);
|
2021-03-31 02:48:27 +03:00
|
|
|
#endif
|
2020-03-26 05:13:19 +03:00
|
|
|
}
|
|
|
|
|
2021-03-10 05:09:42 +03:00
|
|
|
#if defined (uefi)
|
|
|
|
efi_exit_boot_services();
|
|
|
|
#endif
|
|
|
|
|
2021-05-05 00:00:26 +03:00
|
|
|
pagemap_t pagemap = {0};
|
|
|
|
if (bits == 64)
|
|
|
|
pagemap = stivale_build_pagemap(want_5lv, false);
|
|
|
|
|
2021-04-15 05:08:20 +03:00
|
|
|
// Reserve 32K at 0x70000
|
|
|
|
memmap_alloc_range(0x70000, 0x8000, MEMMAP_USABLE, true, true, false, false);
|
|
|
|
|
2020-06-05 18:51:33 +03:00
|
|
|
size_t memmap_entries;
|
|
|
|
struct e820_entry_t *memmap = get_memmap(&memmap_entries);
|
|
|
|
|
2020-09-26 16:06:59 +03:00
|
|
|
stivale_struct.memory_map_entries = (uint64_t)memmap_entries;
|
2021-05-04 16:17:36 +03:00
|
|
|
stivale_struct.memory_map_addr = REPORTED_ADDR((uint64_t)(size_t)memmap);
|
2020-09-26 16:06:59 +03:00
|
|
|
|
2021-03-07 02:52:25 +03:00
|
|
|
stivale_spinup(bits, want_5lv, &pagemap,
|
2021-05-04 16:17:36 +03:00
|
|
|
entry_point, REPORTED_ADDR((uint64_t)(uintptr_t)&stivale_struct),
|
|
|
|
stivale_hdr.stack);
|
2020-09-02 10:55:56 +03:00
|
|
|
}
|
|
|
|
|
2021-04-14 12:06:14 +03:00
|
|
|
pagemap_t stivale_build_pagemap(bool level5pg, bool unmap_null) {
|
2020-09-18 15:39:29 +03:00
|
|
|
pagemap_t pagemap = new_pagemap(level5pg ? 5 : 4);
|
|
|
|
uint64_t higher_half_base = level5pg ? 0xff00000000000000 : 0xffff800000000000;
|
|
|
|
|
|
|
|
// Map 0 to 2GiB at 0xffffffff80000000
|
2021-04-14 22:57:23 +03:00
|
|
|
for (uint64_t i = 0; i < 0x80000000; i += 0x200000) {
|
|
|
|
map_page(pagemap, 0xffffffff80000000 + i, i, 0x03, true);
|
2020-09-18 15:39:29 +03:00
|
|
|
}
|
|
|
|
|
2021-04-14 22:57:23 +03:00
|
|
|
// Sub 2MiB mappings
|
|
|
|
for (uint64_t i = 0; i < 0x200000; i += 0x1000) {
|
2021-04-14 12:06:14 +03:00
|
|
|
if (!(i == 0 && unmap_null))
|
2021-04-14 22:57:23 +03:00
|
|
|
map_page(pagemap, i, i, 0x03, false);
|
|
|
|
map_page(pagemap, higher_half_base + i, i, 0x03, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
// Map 2MiB to 4GiB at higher half base and 0
|
|
|
|
for (uint64_t i = 0x200000; i < 0x100000000; i += 0x200000) {
|
|
|
|
map_page(pagemap, i, i, 0x03, true);
|
|
|
|
map_page(pagemap, higher_half_base + i, i, 0x03, true);
|
2020-09-18 15:39:29 +03:00
|
|
|
}
|
|
|
|
|
2020-12-10 10:47:37 +03:00
|
|
|
size_t _memmap_entries = memmap_entries;
|
|
|
|
struct e820_entry_t *_memmap =
|
2020-12-31 05:26:19 +03:00
|
|
|
ext_mem_alloc(_memmap_entries * sizeof(struct e820_entry_t));
|
2020-12-10 10:47:37 +03:00
|
|
|
for (size_t i = 0; i < _memmap_entries; i++)
|
|
|
|
_memmap[i] = memmap[i];
|
2020-11-08 01:50:01 +03:00
|
|
|
|
2020-09-18 15:39:29 +03:00
|
|
|
// Map any other region of memory from the memmap
|
2020-12-10 10:47:37 +03:00
|
|
|
for (size_t i = 0; i < _memmap_entries; i++) {
|
|
|
|
uint64_t base = _memmap[i].base;
|
|
|
|
uint64_t length = _memmap[i].length;
|
2020-09-18 15:39:29 +03:00
|
|
|
uint64_t top = base + length;
|
|
|
|
|
2021-04-14 12:06:14 +03:00
|
|
|
if (base < 0x100000000)
|
|
|
|
base = 0x100000000;
|
|
|
|
|
|
|
|
if (base >= top)
|
|
|
|
continue;
|
|
|
|
|
2021-04-14 22:57:23 +03:00
|
|
|
uint64_t aligned_base = ALIGN_DOWN(base, 0x200000);
|
|
|
|
uint64_t aligned_top = ALIGN_UP(top, 0x200000);
|
2020-09-18 15:39:29 +03:00
|
|
|
uint64_t aligned_length = aligned_top - aligned_base;
|
|
|
|
|
2021-04-14 22:57:23 +03:00
|
|
|
for (uint64_t i = 0; i < aligned_length; i += 0x200000) {
|
2020-09-18 15:39:29 +03:00
|
|
|
uint64_t page = aligned_base + i;
|
2021-04-14 22:57:23 +03:00
|
|
|
map_page(pagemap, page, page, 0x03, true);
|
|
|
|
map_page(pagemap, higher_half_base + page, page, 0x03, true);
|
2020-09-18 15:39:29 +03:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return pagemap;
|
|
|
|
}
|
|
|
|
|
2021-03-07 02:52:25 +03:00
|
|
|
#if defined (uefi)
|
|
|
|
extern symbol ImageBase;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
__attribute__((noreturn)) void stivale_spinup_32(
|
|
|
|
int bits, bool level5pg, uint32_t pagemap_top_lv,
|
|
|
|
uint32_t entry_point_lo, uint32_t entry_point_hi,
|
2021-05-04 16:17:36 +03:00
|
|
|
uint32_t stivale_struct_lo, uint32_t stivale_struct_hi,
|
|
|
|
uint32_t stack_lo, uint32_t stack_hi);
|
2021-03-07 02:52:25 +03:00
|
|
|
|
2020-09-18 15:39:29 +03:00
|
|
|
__attribute__((noreturn)) void stivale_spinup(
|
2021-03-07 02:52:25 +03:00
|
|
|
int bits, bool level5pg, pagemap_t *pagemap,
|
2021-05-04 16:17:36 +03:00
|
|
|
uint64_t entry_point, uint64_t stivale_struct, uint64_t stack) {
|
2021-03-02 12:23:43 +03:00
|
|
|
#if defined (bios)
|
2020-06-03 14:54:54 +03:00
|
|
|
if (bits == 64) {
|
|
|
|
// If we're going 64, we might as well call this BIOS interrupt
|
|
|
|
// to tell the BIOS that we are entering Long Mode, since it is in
|
|
|
|
// the specification.
|
|
|
|
struct rm_regs r = {0};
|
|
|
|
r.eax = 0xec00;
|
|
|
|
r.ebx = 0x02; // Long mode only
|
|
|
|
rm_int(0x15, &r, &r);
|
|
|
|
}
|
2021-03-02 12:23:43 +03:00
|
|
|
#endif
|
2020-06-03 14:54:54 +03:00
|
|
|
|
2020-09-02 03:32:04 +03:00
|
|
|
pic_mask_all();
|
|
|
|
pic_flush();
|
2020-06-01 05:47:55 +03:00
|
|
|
|
2021-03-07 02:52:25 +03:00
|
|
|
#if defined (uefi)
|
2021-05-04 16:17:36 +03:00
|
|
|
do_32(stivale_spinup_32, 9,
|
2021-03-07 02:52:25 +03:00
|
|
|
bits, level5pg, (uint32_t)(uintptr_t)pagemap->top_level,
|
|
|
|
(uint32_t)entry_point, (uint32_t)(entry_point >> 32),
|
2021-05-04 16:17:36 +03:00
|
|
|
(uint32_t)stivale_struct, (uint32_t)(stivale_struct >> 32),
|
2021-03-07 02:52:25 +03:00
|
|
|
(uint32_t)stack, (uint32_t)(stack >> 32));
|
|
|
|
#endif
|
2021-03-02 12:23:43 +03:00
|
|
|
|
2021-03-07 02:52:25 +03:00
|
|
|
#if defined (bios)
|
|
|
|
stivale_spinup_32(bits, level5pg, (uint32_t)(uintptr_t)pagemap->top_level,
|
|
|
|
(uint32_t)entry_point, (uint32_t)(entry_point >> 32),
|
2021-05-04 16:17:36 +03:00
|
|
|
(uint32_t)stivale_struct, (uint32_t)(stivale_struct >> 32),
|
2021-03-07 02:52:25 +03:00
|
|
|
(uint32_t)stack, (uint32_t)(stack >> 32));
|
2021-03-02 12:23:43 +03:00
|
|
|
#endif
|
|
|
|
|
2021-03-07 02:52:25 +03:00
|
|
|
__builtin_unreachable();
|
2020-03-25 23:05:14 +03:00
|
|
|
}
|