probably fixed NV31, NV36, and NV40 and higer core and ram PLL programming (new nv.settings tweaks).

git-svn-id: file:///srv/svn/repos/haiku/haiku/trunk@16790 a95241bf-73f2-0310-859d-f6bbb57e9c96
This commit is contained in:
Rudolf Cornelissen 2006-03-14 18:56:05 +00:00
parent dd822d46f6
commit ad78834e21

View File

@ -2074,8 +2074,11 @@ void set_pll(uint32 reg, uint32 req_clk)
//fixme?
/* program 2nd set N and M scalers if they exist (b31=1 enables them) */
/* program 2nd set N and M scalers if they exist (b31=1 enables them) */
if (si->ps.ext_pll) DACW(PIXPLLC2, 0x80000401);
if (si->ps.ext_pll)
{
if (reg == NV32_COREPLL) NV_REG32(NV32_COREPLL2) = 0x80000401;
if (reg == NV32_MEMPLL) NV_REG32(NV32_MEMPLL2) = 0x80000401;
}
log_pll(reg, req_clk);
}