* fix pll limitations probing
* radeon HD mode setting on analog monitors is now working! git-svn-id: file:///srv/svn/repos/haiku/haiku/trunk@42877 a95241bf-73f2-0310-859d-f6bbb57e9c96
This commit is contained in:
parent
86a5585b2d
commit
756fb8b796
|
@ -69,24 +69,24 @@ pll_limit_probe(pll_info *pll)
|
|||
} else {
|
||||
pll->pllOutMin
|
||||
= B_LENDIAN_TO_HOST_INT32(
|
||||
firmwareInfo->info_12.ulMinPixelClockPLL_Output);
|
||||
firmwareInfo->info_12.ulMinPixelClockPLL_Output) * 10;
|
||||
}
|
||||
|
||||
pll->pllOutMax
|
||||
= B_LENDIAN_TO_HOST_INT32(
|
||||
firmwareInfo->info.ulMaxPixelClockPLL_Output);
|
||||
firmwareInfo->info.ulMaxPixelClockPLL_Output) * 10;
|
||||
|
||||
if (tableMinor >= 4) {
|
||||
pll->lcdPllOutMin
|
||||
= B_LENDIAN_TO_HOST_INT16(
|
||||
firmwareInfo->info_14.usLcdMinPixelClockPLL_Output) * 100;
|
||||
firmwareInfo->info_14.usLcdMinPixelClockPLL_Output) * 1000;
|
||||
|
||||
if (pll->lcdPllOutMin == 0)
|
||||
pll->lcdPllOutMin = pll->pllOutMin;
|
||||
|
||||
pll->lcdPllOutMax
|
||||
= B_LENDIAN_TO_HOST_INT16(
|
||||
firmwareInfo->info_14.usLcdMaxPixelClockPLL_Output) * 100;
|
||||
firmwareInfo->info_14.usLcdMaxPixelClockPLL_Output) * 1000;
|
||||
|
||||
if (pll->lcdPllOutMax == 0)
|
||||
pll->lcdPllOutMax = pll->pllOutMax;
|
||||
|
|
Loading…
Reference in New Issue