Aren/haiku
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

intel_extreme: Correct LVDS DPLL mode on gen 3

Browse Source
This commit is contained in:
Alexander von Gluck IV 2016-01-03 15:22:38 -06:00
parent 2bf16c66b5
commit 5b0b486be4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/add-ons/accelerants/intel_extreme/Ports.cpp
View File

@ -556,7 +556,7 @@ LVDSPort::SetDisplayMode(display_mode* target, uint32 colorMode)
uint32 extraPLLFlags = 0;
// DPLL mode LVDS for i915+
if (gInfo->shared_info->device_type.Generation() >= 4)
if (gInfo->shared_info->device_type.Generation() >= 3)
extraPLLFlags |= DISPLAY_PLL_MODE_LVDS;
// Program pipe PLL's (pixel_clock is *always* the hardware pixel clock)