Aren/haiku
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

intel_extreme: Fix LVDS pll DAC timing

Browse Source
This commit is contained in:
Alexander von Gluck IV 2015-12-12 00:11:30 -06:00
parent 5202e45a52
commit 471bc81038
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/add-ons/accelerants/intel_extreme/pll.cpp
View File

@ -215,13 +215,13 @@ compute_pll_divisors(display_mode* current, pll_divisors* divisors,
if (requestedPixelClock > 112.999 if (requestedPixelClock > 112.999
|| (read32(INTEL_DIGITAL_LVDS_PORT) & LVDS_CLKB_POWER_MASK) || (read32(INTEL_DIGITAL_LVDS_PORT) & LVDS_CLKB_POWER_MASK)
== LVDS_CLKB_POWER_UP) { == LVDS_CLKB_POWER_UP) {
// fast DAC timing via 2 channels
divisors->post2 = limits.max.post2;
divisors->post2_high = limits.max.post2_high;
} else {
// slow DAC timing // slow DAC timing
divisors->post2 = limits.min.post2; divisors->post2 = limits.min.post2;
divisors->post2_high = limits.min.post2_high; divisors->post2_high = limits.min.post2_high;
} else {
// fast DAC timing
divisors->post2 = limits.max.post2;
divisors->post2_high = limits.max.post2_high;
} }
} else { } else {
if (current->timing.pixel_clock < limits.min_post2_frequency) { if (current->timing.pixel_clock < limits.min_post2_frequency) {