tsutsui f2e4550a60 Implement separate statclock(9) handler which uses the MIPS3 CPU INT5
internal timer compare register. Based on hp300 and arm implementation.

This is enabled by options ENABLE_INT5_STATCLOCK, but disabled by default.
2006-06-24 04:00:21 +00:00
..