9edd4d81c5
cleanup and SATA PMP support), now that I'm back to fix the fallouts.
200 lines
5.8 KiB
C
200 lines
5.8 KiB
C
/* $NetBSD: wdc_isapnp.c,v 1.42 2012/07/31 15:50:35 bouyer Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 1998, 2003 The NetBSD Foundation, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
* by Charles M. Hannum and by Onno van der Linden.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__KERNEL_RCSID(0, "$NetBSD: wdc_isapnp.c,v 1.42 2012/07/31 15:50:35 bouyer Exp $");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/device.h>
|
|
#include <sys/malloc.h>
|
|
|
|
#include <sys/bus.h>
|
|
#include <sys/intr.h>
|
|
|
|
#include <dev/isa/isavar.h>
|
|
#include <dev/isa/isadmavar.h>
|
|
|
|
#include <dev/isapnp/isapnpreg.h>
|
|
#include <dev/isapnp/isapnpvar.h>
|
|
#include <dev/isapnp/isapnpdevs.h>
|
|
|
|
#include <dev/ata/atavar.h>
|
|
#include <dev/ic/wdcreg.h>
|
|
#include <dev/ic/wdcvar.h>
|
|
|
|
struct wdc_isapnp_softc {
|
|
struct wdc_softc sc_wdcdev;
|
|
struct ata_channel *wdc_chanlist[1];
|
|
struct ata_channel ata_channel;
|
|
struct ata_queue wdc_chqueue;
|
|
struct wdc_regs wdc_regs;
|
|
isa_chipset_tag_t sc_ic;
|
|
void *sc_ih;
|
|
int sc_drq;
|
|
};
|
|
|
|
static int wdc_isapnp_probe(device_t, cfdata_t, void *);
|
|
static void wdc_isapnp_attach(device_t, device_t, void *);
|
|
|
|
CFATTACH_DECL_NEW(wdc_isapnp, sizeof(struct wdc_isapnp_softc),
|
|
wdc_isapnp_probe, wdc_isapnp_attach, NULL, NULL);
|
|
|
|
#ifdef notyet
|
|
static void wdc_isapnp_dma_setup(struct wdc_isapnp_softc *);
|
|
static void wdc_isapnp_dma_start(void *, void *, size_t, int);
|
|
static void wdc_isapnp_dma_finish(void *);
|
|
#endif
|
|
|
|
static int
|
|
wdc_isapnp_probe(device_t parent, cfdata_t match, void *aux)
|
|
{
|
|
int pri, variant;
|
|
|
|
pri = isapnp_devmatch(aux, &isapnp_wdc_devinfo, &variant);
|
|
if (pri && variant > 0)
|
|
pri = 0;
|
|
return (pri);
|
|
}
|
|
|
|
static void
|
|
wdc_isapnp_attach(device_t parent, device_t self, void *aux)
|
|
{
|
|
struct wdc_isapnp_softc *sc = device_private(self);
|
|
struct wdc_regs *wdr;
|
|
struct isapnp_attach_args *ipa = aux;
|
|
int i;
|
|
|
|
if (ipa->ipa_nio != 2 ||
|
|
ipa->ipa_nmem != 0 ||
|
|
ipa->ipa_nmem32 != 0 ||
|
|
ipa->ipa_nirq != 1 ||
|
|
ipa->ipa_ndrq > 1) {
|
|
aprint_error(": unexpected configuration\n");
|
|
return;
|
|
}
|
|
|
|
if (isapnp_config(ipa->ipa_iot, ipa->ipa_memt, ipa)) {
|
|
aprint_error(": couldn't map registers\n");
|
|
return;
|
|
}
|
|
|
|
aprint_normal(": %s %s\n", ipa->ipa_devident, ipa->ipa_devclass);
|
|
|
|
sc->sc_wdcdev.sc_atac.atac_dev = self;
|
|
sc->sc_wdcdev.regs = wdr = &sc->wdc_regs;
|
|
wdr->cmd_iot = ipa->ipa_iot;
|
|
wdr->ctl_iot = ipa->ipa_iot;
|
|
/*
|
|
* An IDE controller can feed us the regions in any order. Pass
|
|
* them along with the 8-byte region in sc_ad.ioh, and the other
|
|
* (2 byte) region in auxioh.
|
|
*/
|
|
if (ipa->ipa_io[0].length == 8) {
|
|
wdr->cmd_baseioh = ipa->ipa_io[0].h;
|
|
wdr->ctl_ioh = ipa->ipa_io[1].h;
|
|
} else {
|
|
wdr->cmd_baseioh = ipa->ipa_io[1].h;
|
|
wdr->ctl_ioh = ipa->ipa_io[0].h;
|
|
}
|
|
|
|
for (i = 0; i < WDC_NREG; i++) {
|
|
if (bus_space_subregion(wdr->cmd_iot,
|
|
wdr->cmd_baseioh, i, i == 0 ? 4 : 1,
|
|
&wdr->cmd_iohs[i]) != 0) {
|
|
aprint_error(": couldn't subregion registers\n");
|
|
return;
|
|
}
|
|
}
|
|
wdr->data32iot = wdr->cmd_iot;
|
|
wdr->data32ioh = wdr->cmd_iohs[0];
|
|
|
|
sc->sc_ic = ipa->ipa_ic;
|
|
sc->sc_ih = isa_intr_establish(ipa->ipa_ic, ipa->ipa_irq[0].num,
|
|
ipa->ipa_irq[0].type, IPL_BIO, wdcintr, &sc->ata_channel);
|
|
|
|
#ifdef notyet
|
|
if (ipa->ipa_ndrq > 0) {
|
|
sc->sc_drq = ipa->ipa_drq[0].num;
|
|
|
|
sc->sc_wdcdev.sc_atac.atac_cap |= ATAC_CAP_DMA;
|
|
sc->sc_wdcdev.dma_start = &wdc_isapnp_dma_start;
|
|
sc->sc_wdcdev.dma_finish = &wdc_isapnp_dma_finish;
|
|
wdc_isapnp_dma_setup(sc);
|
|
}
|
|
#endif
|
|
sc->sc_wdcdev.sc_atac.atac_cap |= ATAC_CAP_DATA16 | ATAC_CAP_DATA32;
|
|
sc->sc_wdcdev.sc_atac.atac_pio_cap = 0;
|
|
sc->wdc_chanlist[0] = &sc->ata_channel;
|
|
sc->sc_wdcdev.sc_atac.atac_channels = sc->wdc_chanlist;
|
|
sc->sc_wdcdev.sc_atac.atac_nchannels = 1;
|
|
sc->sc_wdcdev.wdc_maxdrives = 2;
|
|
sc->ata_channel.ch_channel = 0;
|
|
sc->ata_channel.ch_atac = &sc->sc_wdcdev.sc_atac;
|
|
sc->ata_channel.ch_queue = &sc->wdc_chqueue;
|
|
|
|
wdc_init_shadow_regs(&sc->ata_channel);
|
|
|
|
wdcattach(&sc->ata_channel);
|
|
}
|
|
|
|
#ifdef notyet
|
|
static void
|
|
wdc_isapnp_dma_setup(struct wdc_isapnp_softc *sc)
|
|
{
|
|
|
|
if (isa_dmamap_create(sc->sc_ic, sc->sc_drq,
|
|
MAXPHYS, BUS_DMA_NOWAIT|BUS_DMA_ALLOCNOW)) {
|
|
aprint_error_dev(sc->sc_wdcdev.sc_atac.atac_dev,
|
|
"can't create map for drq %d\n", sc->sc_drq);
|
|
sc->sc_wdcdev.sc_atac.atac_cap &= ~ATAC_CAP_DMA;
|
|
}
|
|
}
|
|
|
|
static void
|
|
wdc_isapnp_dma_start(void *scv, void *buf, size_t size, int read)
|
|
{
|
|
struct wdc_isapnp_softc *sc = scv;
|
|
|
|
isa_dmastart(sc->sc_ic, sc->sc_drq, buf, size, NULL,
|
|
(read ? DMAMODE_READ : DMAMODE_WRITE) | DMAMODE_DEMAND,
|
|
BUS_DMA_NOWAIT);
|
|
}
|
|
|
|
static void
|
|
wdc_isapnp_dma_finish(void *scv)
|
|
{
|
|
struct wdc_isapnp_softc *sc = scv;
|
|
|
|
isa_dmadone(sc->sc_ic, sc->sc_drq);
|
|
}
|
|
#endif
|